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PREFACE
The purpose of this work is to create a CCD array using
a fabrication process compatible with RIT's standard pMOSFET
fabrication process. The actual fabrication of a CCD, in
its simplest form, follows the already established metal
oxide silicon (MOS) processing procedure. However, a
single-level metalized gate CCD requires extremely close
spacing between electrodes. By using a special technique to
define the electrodes, eliminating the photolithographic
limitation of 10 microns linewidths, the fabrication of the
CCD could proceed through this modified PMOS process. The
digital PMOS structures were layed out with the 10 micron
design rule. No attempt was made to minimize feature size
of the CCD array, geometries were made large to test the
fabrication concepts with the hopes of producing a working
device. With the success of producing a working device new
areas of development will open with improvements in the
original device design by expanding its complexity and
capability.
This work was made possible through the assistance of
many people in the Microelectronics Engineering department,
in particular Dr. Lynn Fuller. John Gardner developed the
"shadow-mask" technique at RIT as a 5th year micro
electronic student and the Factory processed the wafers.
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ABSTRACT
Charge Coupled Devices are being used in optical
imaging devices, shift registers, digital logic and such
signal processing components as variable delay lines,
transversal filters and signal correlators. The following
work is focused on the design and fabrication of a CCD
functioning as an 8-bit shift register.
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1.0 INTRODUCTION
The purpose of this work is to create a CCD using a
process compatible with RIT's pMOS fabrication process.
This will include discussions of CCD technologies, theory of
device operation, design of the CCD and digital support
circuitry, and the test results of the fabricated circuit.
The characteristics of the CCD have been selected to be
those that best fit the pMOS process technology used in the
Microelectronics Fabrication Lab. The CCD is an eight bit,
three-phase single level metal surface channel device. The
tools used to assist in the disign and fabrication of the
circuit are available on RIT's Vax computer system. The
results presented in this paper were obtained from devices
fabricated by students in the micro-electronics program.
2.0 LITERATURE REVIEW
A Charge-Coupled Device is basically a linear array of
closely spaced MOS capacitors. The storing and transferring
Of charge occurs between potential wells at or near the
surface of the silicon. The potential wells are formed by
pulsing the MOS capacitors into a state of deep-depletion by
a multiphase clock voltage. The potential wells exist for a
finite length of time, the thermal relaxation time of the
MOS capacitors, which is dependent on the construction and
processing of the array. The CCD is a dynamic device in
which charge can be stored for times shorter than the
thermal relaxation time of the CCD's capacitors. The
introduction of minority-carriers reduces the depth of the
wells. Charges transfer from wells under one electrode to
wells under the adjacent electrode because of surface
potential changes due to clocking. If one well is biased
into deep-depletion, creating a potential well for minority
carriers, and the same bias is applied to an adjacent
electrode, the potential wells overlap, and any charge
stored under the first electrode is now shared with the
second electrode, thus the term "charge-coupled device".
When the bias is removed from the first electrode, the
charge is transferred completely under the second. If the
electrodes are pulsed with overlapping clock pulses, a
moving array of potential wells is established. This
method sequentially shifts packets of minority carriers
supplied from an input diode through the device. No
significant amount of thermal charge accumulates in a
particular well because the charges are continually being
clocked out.
Figure 1 shows a linear array of MOS structures on an
n-type semiconductor where every third electrode is
connected to the same gate or clock voltage. The three
phase structure is symmetrical so the direction of charge
flow is determined by the clock-phase sequence. A voltage
difference is applied in which the metal is negative with
respect to the semiconductor and is large enough to cause
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Figure 1: Schematic of a three phase CCD. [6]
depletion. This voltage is greater in magnitude than the
threshold voltage, Vt, the voltage which causes an inversion
layer to form at the Si-Si02 interface. The semiconductor
is held at zero potential and the Vi's are taken as positive
numbers. The edge of the depletion region is indicated by
the dashed line. Figure 1(a) shows a voltage -V2 applied to
electrodes 1, 4, and 7, and a voltage -VI, where /V2/ >
/Vl/, applied to the other electrodes. Positive charge has
been injected into the device under electrodes 1 and 7. To
transfer these charges to the right, a voltage -V3 is
applied to electrodes 2, 5, and 8, shown in Figure 1(b).
The potential wells under these electrodes initially goes
deeper than the electrodes under which charge is stored, and
the charge tends to move-over or spill, under these
electrodes. Figure 1(c) shows gates 2, 5, and 7 returned to
the resting potential, and the charge now resides one-third
of a stage to the right. Charge is transferred in this
manner progressively along the device. The overlapping
clock pulses are often referred to as push-clocks.
Three separate mechanisms cause the free charge to move
from one well to another; self-induced drift, thermal
diffusion, and fringing field drift. Self-induced drift, a
charge-repulsion effect, is only important at relatively
large signal-charge densities. It is the dominant mechanism
in the transfer of the first 99% of charge signal and is
responsible for improving the frequency response of certain
devices operating with a large background charge, or
"fat-zero". Thermal diffusion results in an exponential
decay of charge under the transferring electrode. The decay
has a time constant that increases as the square of the
center to center electrode spacing. Fringing field drift
can help speed up the charge transfer process considerably.
The fringing field is the electric field in the direction of
charge propagation along the channel. This field will vary
with distance along the gate with the minumum occuring at
the center of the transferring gate. The magnitude of the
fringing field increases with increasing oxide thickness and
gate voltage and decreases with increasing gate length and
doping density.
In surface channel devices charges can be lost from the
into fast interface states at the Si-Si02 interface.
While the filling rate of these states is proportional to
the number of free carriers, the emptying rate depends only
upon the energy level of the interface stage. The interface
states can fill much faster than they can empty, so they
retain some of the signal charge and release it into
trailing signal packets. This type of loss can be minimized
by continually propagating a small zero-level charge, or fat
zero, through the device, which tends to keep the slower
states filled so they do not have to be filled by the signal
charge.
The fraction of charge transferred from one well to the
next is referred to as the charge transfer efficiency, r\.
The fraction left behind per transfer is the transfer loss,
or transfer inefficiency, denoted by , so the r\ +6= 1.
Because r\ determines how many transfers can be made before
the signal seriously distorts, it is a very important
performance parameter. The maximum achievable value for n
is limited by how fast the free charge can transfer between
adjacent gates and how much of the charge gets trapped at
each gate location by stationary trapping states.
3.0 THEORY
Consider an ideal p-channel Metal-Oxide Semiconductor
(MOS) capacitor consisting of a n-type silicon layer, a
silicon dioxide layer, and an aluminum gate. When a voltage
is applied to the metal plate with respect to the
semiconductor, the charge and potential distribution are
determined by the solution of Laplace's and Poisson' s
equations :
A-- = 0 in the oxide, ^7 = - -- in the silicon. (3.1)&V- dxf- fee*
If a positive d.c. voltage is applied to the metal
plate, free electrons will accumulate at the silicon/silicon
dioxide interface. The capacitor is in the accumulation
state. A small a.c. signal applied to the metal electrode
in addition to the positive d.c. potential will cause
displacement current to flow in the oxide and the number of
accumulated electrons at the interface will change in
response to the a.c. signal. The time required for the
accumulated electrons at the interface to respond to the
a.c. signal will be in the order of ^ = Kse. The
capacitance of the MOS structure per unit gate area in the
accumulation state is
C = -** = Cox. (3.2)
If a small negative voltage is applied to the metal
plate, positive charge has to be induced in the n-type
semiconductor. This positive charge is obtained by fixed
ionized donors which are exposed due to the electrons that
have been pushed away from the interface by the negative
voltage at the metal plate. Since the semiconductor has a
fixed amount of donor impurities per unit volume, a region
is created below the interface which is free of mobile
electrons and is positively charged, with a charge density
D = qNd C cm-3 (3.3)
This region is the depletion region or space-charge region.
The capacitor is in the depletion state. The potential
distribution inside the depletion region can be obtained by
solving
Poisson' s equation:
:-&-T
Integration of this equation with boundary conditions: V=0,
and dV/dx=0 at X = Xd gives
V = - -$*- (X-Xdf 0 < X < Xd (3.5)
with the origin for X at the interface. The quadratic
potential distribution illustrates that the band diagram in
the semiconductor is not constant, it follows the potential
distribution. The potential at the interface, called the
surface potential is
vs = - at- <3-6>
The electric field at the interface is
Es = _ dtf, =~-j^xd.
Using the continuity of the D-field across the interface
Dox = Dsemi Eox = (Ks/Ko)Es
&'""-&*-*"
The voltage at the metal plate is dropped partly across the
oxide and partly across the semiconductor:
Vg = Vox + Vs
Substituting in expressions for Vox and Vs gives the gate
voltage in terms of the internal parameters
V3 - ^rdxd + -%kA- (3-8)
If a small a.c. signal is added to the negative d.c.
voltage, the width of the depletion region will change in
response to the a.c. voltage. The gate voltage changes as
the depletion width changes.
AVg = -&&-dAXd + -&^~XdAXd. (3.9)
Since the charge in the metal plate is equal in magnitude to
the charge in the semiconductor, the variation of the charge
in the metal plate Q is
AQ = qNdAXd. (3.10)
Therefore,
where Cd = Kse /Xd is the capacitance of the depletion
region. The gate capacitance can be expressed as a function
of the applied d.c. voltage in the depletion state as
Cg = -^-^ (3.12)
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The Fermi level is constant throughout the
semiconductor, because the semiconductor is drawing no d.c.
current, due to the insulating property of the oxide layer.
The electron and hole concentrations in a semiconductor are
related to the Fermi potential, 0P, and the intrinsic
potential, U8 , through
n = n^er and p =
n^eu (3.13)
where 4*$= -qEi and #F= -qEf. As the surface potential
increases, the hole concentration also increases. In the
depletion state, the electron and hole concentration in the
depletion region is negligibly small compared to the donor
concentration. Therefore we could assume 0= qNd in the
depletion region. However, as the surface potential
increases further, the hole concentration at the surface
becomes comparable to the donor density. This layer of
holes at the interface is called the inversion layer, and
the MOS is in an inversion state. The point at which the
hole concentration at the interface is equal to the donor
density in the substrate is called the onset of strong
inversion. The hole concentration at the surface is
Ps=
nLeD
| interface = Nd. (3.14)
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Charge neutrality holds in the substrate, far from the
interface, and
nbolt= nie = Nd (3.15)
At the onset of strong inversion
((bfT^s) interface = (ifs -(6P) substrate. (3.16)
Taking the potential in the substrate as the reference,
Vs interface = Vs = 20p (3.17)
where 0F= - (kT/q) In (Nd/nL ) . Increasing the gate voltage
further results in an exponential increase of the hole
concentration at the interface with the surface potential,
while the surface potential increases quadratically with the
width of the depletion region. Therefore, once the
inversion layer is formed, any further increase in the
negative charge in the metal plate caused by an increase in
gate voltage is counterbalanced with the increase of the
holes in the inversion layer while the width of the
depletion region is almost constant. The width of the
depletion layer at this point is given by
xdw= [ (2Kse^)VqNd]
12
The holes in the inversion layer come from the thermal
generation of electron-hole pair generation in the depletion
region, and diffusion current from the bulk, which are
rather slow processes. Therefore, when a small a.c. signal
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Figure 2: Energy band and block charge diagrams. [14 ]
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is added the the d.c. potential applied to the metal plate,
the number of holes in the inversion layer cannot change in
response to the a.c. signal. This results in a constant
capacitance of the MOS structure in the inversion state,
except at very low frequencies, below 100 Hz or so, where
the a.c. signal is slow enough for holes to respond, and the
gate capacitance approaches the oxide capacitance.
The preceding description of the MOS capacitor is
summarized in Figures 2 and 3. Figure 2 shows the energy
band and block charge diagrams describing the static state
of an ideal n-type MOS capacitor. Figure 3 shows the ac
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Figure 3: AC charge fluctuations in an MOS capacitor. 114]
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charge fluctuations under the various dc biasing conditions
corresponding to (a) accumulation, (b) depletion, (c)
inversion at very low frequencies, and (d) inversion at
higher frequencies. Equivalent circuit models are shown
below the block charge diagrams for accumulation and
depletion.
The gate voltage at the onset of strong inversion is
called the threshold voltage, Vth, of the MOS capacitor.
Vth = Vg(Vs = 2fy = 2% + "*^*&te-- or (3.18)
Vth = 26- -9*~
* Ccy.
where Qg = -^4Kse0 qNd^p is the charge in the depletion region
per unit surface area.
The discussion has so far has assumed that the band
diagram in the semiconductor is constant or flat when the
gate voltage is zero. In actual MOS structures, a certain
voltage, called the flat -band voltage, has to be applied to
the metal electrode to cause the flat-band condition in the
semiconductor. The flat-band voltage is caused by the work
function difference 0MS between the metal electrode and the
semiconductor, the fixed positive charge Qss at the
silicon-silicon dioxide interface, mobile ions in the oxide,
and interface or surface state traps at the surface of the
semiconductor. The mobile charge is due to contamination
15
in the fabrication process. The flat-band voltage due to the
work function difference and trapped ions in the oxide is
Vfb = 0MS 8 (3.19)
To incorporate the non-zero flat-band voltage in the
preceding equations Vg can be replaced by Vg - Vfb.
The behaviour of an MOS capacitor in a transient state
deviates somewhat from the steady state. The operation of a
charge-coupled device operating under pulse excitations
depends on the generation and maintanance of a depletion
region under the MOS capacitors which act as transfer
electrodes. The potential of these electrodes must be kept
at a potential greater than the turn on potential.
If a negative voltage greater than the threshold
voltage is applied to the metal electrode, the free
electrons will be pushed away from the interface and a
depletion region will be formed at the interface. The
inversion layer will not be formed yet because the thermal
generation of electron-hole pairs requires a certain time to
supply the holes required in the inversion layer. This
nonequilibruim condition, where there is a deficit of
minority carriers is referred to as deep depletion. Because
of the absence of the inversion layer in deep depletion, the
negative charge in the metal electrode has to be balanced
with the ionized acceptor ions in the depletion region only.
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Therefore, the width of the depletion region is larger than
that of the equilibrium value depletion region width. The
capacitance per unit area can be obtained similarly to that
for the depletion state, with the same result:
cg = <
ai
+ "cd
r'
(3-20)
The difference is that the capacitance is decreased because
of the deficit of minority carriers which causes a wider
depletion width. Deep depletion can be considered as the
extension of depletion beyond the threshold voltage, with a
wider depletion width. The maximum depletion width is
related to the doping of the silicon substrate. The
relationship between the gate voltage and the surface
potential in deep depletion is given by:
Vg = Vs + -] ^|2Kse0qNdVs.
Coy
When flat -band voltage is taken into account, this equation
becomes
Vg - Vfb = Vs + --- A 2Kse0qNdVs. (3.21)
Coy.
These equations illustrate that a different surface
potential can be obtained for the same gate voltage by
changing either d or Nd.
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As time goes on, electron-hole pairs are generated
thermally and the generated holes are collected at the
interface while the electrons flow out to the substrate.
Let Qs be the charge per unit surface area due to the small
number of holes at tie . nterface before the steady state is
reached. The charge at the metal electrode -Q is
counterbalanced by Qs and qNdXd:
-Q = (Qs + qNdXd) . (3.22)
The surface potential is the same as in the depletion
state. The electric field in the silicon-dioxide layer is
given by
Eox = -,---- (Qs + qNdXd) . (3.23)
|Co-o
So the gate voltage becomes
vg . vfb . -&. + ^dixd + ^JA.^. (3.24)
Combining the expressions for Eox and Vs gives
Vg - Vfb = --
+/U^Sg^d\/s_ + Vs> {325)
Solving this equation for the surface potential, Vs :
18
Vs = V + Vo -
(Vo*"
+
2Wo)/z-
(3.26)
where
V = Vg - Vfb - * and Vo = -&^$AH
The surface potential is a function of the gate voltage
and charge stored under it. The surface potential is
lowered when holes are collected at the surface in an energy
well. Holes can be added to the energy well formed under
the electrode with high voltage until the surface potential
in the well becomes equal to the surface potential under the
adjacent electrode with low voltage. The energy well is
filled when
Vs(VH,Qsat) =Vs(VL,0)
where VH and VL are the high and low voltages of the clocks,
and Qsat is the charge stored when the well is full. As was
shown in Figure 3 (b) the MOS capacitor can be represented by
a series combination of the oxide capacitance and depletion
capacitance. The holes collected at the interface charge
the parallel combination of Cox and Cd. The surface
potential change, VsJ due to the electronic charge, Qs, at the
interface is
19
avs = --s . (3.30)
where Cd is a function of the surface potential. This
equation illustrates the lowering of the surface potential
in the presence of holes at the surface by capacitance
charging.
20
4.0 DEVICE CONSTRUCTION
4.1 CCD ARRAY
The configuration of the device designed is basically
that of a multigate IGFET. The device consists of input and
output sections having the source-gate and drain-gate
configuration of an IGFET. The device designed is an 8-bit
three phase CCD, therefore it has 24 gates or transfer
electrodes between the electrodes for input and output. The
transfer electrodes are 40 microns long and 260 microns
wide. The device design as described below was adopted for
ease of fabrication and is not optimized for performance or
stability.
To design and fabricate a CCD several characteristic
elements of CCD's must be chosen:
1) the type of charge^coupling gate structures
2) the means for channel confinement
3) surface vs. buried channel
4) substrate doping and conductivity
5) input circuit
6) output circuit
The possibilities available for each component will be
listed below, followed by an explanation of the selected
structure.
21
Charge-Coupling Structures
The five most important charge-coupling gate structures
are:
1) Single layer metal
2) Doped (single layer) polysilicon
3) Polysilicon-aluminum gates
4) Triple-polysilicon gate structures
5) Anodized aluminum
Single level metal gates represent the simplest CCD
fabrication process. The first CCD's were made with single
level metal gates. The critical step in making devices with
single level aluminum electrode structures is the etching of
the gaps between the electrodes . The gaps must not exceed a
few micrometers, so that the potential wells can couple
efficiently without producing any performance degrading
potential barriers. The gaps are made small enough for the
gap potentials to be completely controlled by the electrode
potentials.
Channel Confinement
The three different ways by which the width of the CCD
channel can be defined are:
1) A thick field oxide
2) Diffusion channel stops
3) polysilicon field shield
The thick field oxide is used to prevent parasitic channels.
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This approach is most compatible with p-channel devices made
on low resistivity substrates, no additional processing is
introduced.
Surface vs. Bulk Channel
The surface channel offers simpler processing and more
conventional on-chip MOS circuits. It also provides higher
charge handling capability per unit area, but at the price
of fat zero operation. No change is required in RIT's basic
pMOS process to fabricate a surface channel device.
Choice of Substrate
Most surface-channel CCD's have been made on a
substrate with <100> orientation to minimize the
interface-state trapping losses. The choice of substrate
doping or resistivity is related to the tradeoff between
frequency response and charge transfer efficiency. Devices
made with low substrate doping have larger fringing fields
resulting in better transfer efficiency at higher clock
frequencies. At low clock frequencies, the higher doped
substrates are better since edge effect trapping is reduced.
Input Circuit
The three input techniques commonly used are:
1) Dynamic injection
2) Diode cutoff or voltage input method
23
3) Potential equilibration
The diode cutoff technique is illustrated below.
Vin IG 01 02 Vin IG 01 02
uu un
XSSS
Figure 4: Diode cutoff method for electrical input.
An input voltage, Vin, is applied to the input diode, and
the input gate, IG, is pulsed on to a large voltage. This
forms a transmission gate or switch such that the area under
IG and 01 is filled with charge to the same potential level
as the source, a level determined by the input diode as
shown in the left potential diagram of the figure. The
input gate is then turned off as shown in the right
potential diagram of the figure. The charge under the input
gate is pushed back into the source and the signal charge is
trapped under 01. For a surface-channel CCD the input
charge can be approximated as:
Qsig = AVs (Cox + Cd)
24
where: AVs is the change of the surface potential due to
the input signal on the source
Cox is the channel oxide capacitance under gate 2,
and Cd is the depletion capacitance. The signal charge
is non-linearly related to the input voltage through the
non-linear depletion-layer capacitance of the silicon. If
the output stage of the CCD has a depletion layer
capacitance which is matched to that of the input node, good
overall linearity can be obtained. However, there is an
inherent non-linearity in the charge-to-voltage conversion
with this input technique.
The primary advantages of this technique are its
simplicity and speed. This input method tends to be
independent of the clock frequency. The primary
disadvantages are that the excess charge stored under IG
spills unpredictably into the receiving well when the input
gate turns off, giving rise to excess noise and excess
non-linearity. Also the signal charge is sensitive to
variations in the threshold voltage Vt under 01 which is
related to the flatband voltage Vfb.
Output Circuit
Three methods are available for the detection of charge
signals at the output:
1) Current sensing
2) Voltage or charge sensing
25
3) Nondestructive sensing
Current sensing of the output of a CCD consists of measuring
the current flowing in the drain of a CCD, as shown below.
Il 02 03 OG Off chip
ion I
1 II-
C OUTPUT
Drain diffusa
Figure 5: Current sensing technique
VD
The current results from charge signals coupled to the
drain diffusion by the output gate electrode. The output
signal takes the form of a current spike at a relatively
high capacitance terminal. The method provides a very
linear detection scheme.
26
4.2 THREE-PHASE CLOCK CIRCUIT
One way of realizing the clocked J-K flip-flop is
with two S-R flip-flops connected in a master-slave
arrangement as shown in Figure 6.
,
V S
"MASTER"
R P
S
"SLAVE"
R
J
r J y
^lOCK ~*
y vy Q
, h^_
Figure 6: Master-Slave J-K flip-flop.
The state change of the master takes place on the leading
edge of the clock pulse, and the state change of the slave
follows on the trailing edge. The change of state is
initiated by the clock pulse and never by a change in J or
K. Any changes in the J and K inputs must occur between
clock pulses.
The circuit, implemented using NOR gates for pMOS
technology, is illustrated in the following figure.
27
Clock.
Figure 7: NOR gate realization of Master-Slave J-K ff.
Changes in the J and K inputs occur when the clock is "H"
(-15v) , and the data latches through when the clock goes to
"L" (15v) . Since there are so many transistors in this
circuit, a circuit analysis program SPICE, version 2G.5, was
used to model the electrical behavior of these transistors.
The spice model parameters used are for the intended
fabrication sequence, and have been extracted from
previously fabricated pMOSFETs. A listing of the analysis
program, with the resulting voltages corresponding to the
nodes indicated in the figure, is given in Appendix A.
Additional inputs such as preset (PR) and clear (CLR)
can be used to set the flip-flop to states independent of
the clock. A "L" applied to the clear input will reset the
flip-flop to Q="L", and a "L" applied to the preset input
will set the flip-flop to Q="H". These inputs override the
28
clock and J-K inputs. That is, a "L" applied to the CLR
input will reset the flip-flop regardless of the values of J,
K and the clock. Under normal operating conditions, a "L"
should not be simultaneously applied to CLR and PR. When the
CLR and PR inputs are both held at logic "H" (or not
connected) the J, K, and clock inputs operate in the normal
manner. The following table summarizes the next state
conditions .
Preset Clear Clock
L
H
L
H
H
H
H
H
L
L
H
H
H
H
X
X
X
J K Q Q
X X H L
X X L H
X X H* H*
L L Qo Qo
H L H L
L H L H
H H TOGGLE
H = -15
L = 15
Table 1: Master-Slave J-K ff with PR and CLR.
The figure on the following page illustrates the NOR
gate realization of the master-slave clocked J-K flip-flop
with clear (CLR) and preset (PR) inputs. The CLR input is
used in constructing the overlapping 3-phase clock circuitry
for the CCD.
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^\
Clock
Fig 8: NOR gate implementation of J-K ff with PR and CLR.
The preset and clear inputs can be accomplished with
the addition of six extra gates: X14, X15, X16, X17, X18 and
XI 9 to the J-K flip-flop already presented. These gates are
added into the "slave" S-R flip-flop two between gates X5
and X7 and two between gates X6 and X8. An inverter is added
between the CLR and PR inputs before going into gates X7 and
X8, respectively, so that these inputs will be active low
inputs. This is the complete circuit that constitutes the
J-K flip-flop, designed using NOR gates for fabrication
using the standard pMOS process.
This circuit is too complicated to simulate with the
SPICE program. Because of the amount of feedback in the
circuit, SPICE has a hard time reaching convergence. A
timing diagram must be generated by specifing logic values
at the various inputs and outputs of the gates to analyze
this sequential network.
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Three of these J-K flip-flops can be put together,
along with some additional circuitry to form an overlapping
3-phase clock.
Start Qs
Clock
Q-l
T
Q3-
^
vss-
Jl
OClk
Kl
Ql
Ql
S^L
{> VDD
VSS-
J2 Q2
OClk
K2 Q"2
CLKJi- PR.
T7
{>
T
VDD
vss-
J3 Q3
>Clk
K3 Q3
CLR.3 PR-
-o
T
VDD
VDD= -15V
VSS= +15V
Fig. 9: Schematic for integrated circuit 3-phase clock.
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The timing diagram for this circuit is as follows:
Clock
Start
Jl
CLR1
Q1->J2
Ql
CLR2
Q2->J3
Q2
CLR3
Q3
Q3
Fig. 10: Three phase clock timing diagram.
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5.0 FABRICATION
5.1 PROCESSING
The fabrication sequence started with the growth of a
2800 angstrom masking oxide on 6 N-type <100> 3.5 ohm-cm
wafers. Windows were opened in the oxide and boron was
diffused to define the input and output diodes, the clock
busses to the electrodes and the source and drains of the
digital structures. The masking oxide was etched away and
re-grown to approximately 3100 angstroms, windows were
opened to define the gates. A 700 angstrom gate oxide was
grown in dry 02 on wafers 1-3, and a 1000 A gate oxide was
grown on wafers 4-6. Contact windows were etched in the gate
oxide. The wafer was coated with a thick layer of aluminum,
and the electrode structures were fabricated using the
shadow mask technique. This technique allows the device to
be fabricated using the pMOS process with added steps to
account for the extra metal layer. The process requires
five masks; diffusion, thin oxide, contact cut, first level
metal (called POLY in this process), and second level metal.
For a detailed summary of the process refer to Appendix C.
The single-level metalized gate CCD requires extremely
close spacing between the electrodes so that their depletion
regions overlap. The minimum electrode separation must be
less than 3 microns for efficient charge coupling to take
J3
place. A minimum feature size restriction of 10 microns has
been established as a result of the use of silver halide
masks at RIT. This dimension parameter is critical for the
proper alignment of device geometries. This restriction was
overcome by using a shadow-mask technique to achieve the
electrode separations.
The first level of metal was deposited through the
evaporation of 2 aluminum pellets for a 3000 angstrom film
in a CVC evaporation system. Every other electrode in the
array is defined with photoresist on this thick layer of
metal. metal is then etched to clear, and then
deliberately over-etched to form shadowed areas around the
gates. .Thecontrollability of this procedure is good
providing, the resist chosen is correctly spun and baked to
ensure adhesion. There is some solubility of the resist
itself although the only effect of this is to marginally
modify the anticipated gap size. Resist drooping in the
overhang areas is not a problem when aluminum is chosen as
the gate metal. Another factor in the degree of shadowing
choosen which must be considered is the lateral migration of
the second level metal when it reaches the substrate. For
aluminum this is typically 3000 angstroms, and is a function
of the evaporation conditions. Because of this lateral
migration it is necessary to choose an underetching
dimension which is greater than the gap which is finally
required. The metallization procedure is completed by the
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deposition of a second aluminium film over the entire wafer.
The remaining device features are defined in a subsequent
photoresist application forming the intermediate gates,
separated from metal 1 gates by a narrow shadowed gap. The
photoresist is then removed, taking the overlying film of
aluminum with it; this is commonly called a "float
off"
technique. Solvent access to the photoresist is guaranteed
by virtue of the overhang, and the unwanted metal over the
resist is lifted off in an ultrasonic acetone soak. The
result is a linear array of electrodes, with the seperations
between them determined by the degree of overetch. Using
this technique it is possible to fabricate single level
metal structures with spacings as close as one half of a
micron. This lower limit is imposed to allow for the
lateral surface migration of aluminum during the second
metal deposition, which could short the device. Figure 11
shows this metallization sequence.
Photoresist
L Aluminiumr ^^^^^t^^M?
(o)
Over-etch
Second
, deposition
Narrow gaps
'Shadow etch' metil pattemt
Figure 11: Shadow-etch technique. [2]
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5.2 FABRICATION SIMULATION
A sequence of cross-sectional views of the CCD and a
pMOS transistor as the wafers go through the process is
given in Appendix B. SUPREM (Stanford University Process
Engineering Models program) was used to analyze the
fabrication process.
There are three specific regions of interest, where the
oxide thickness, junction depths and doping profiles should
be calculated. In region one where the thick oxide occurs,
information about the diffusion of dopants in the Si02 can
be found. This information will reveal whether or not the
oxide grown was thick enough to successfully keep the
diffusion of impurities from reaching the silicon. Region
one also gives the thick oxide device threshold voltage. An
analysis of region two yields the projected final drain and
source diffusion junction depths as well as their sheet
resistances. Region three provides information about the
gate oxide thickness and the expected amount of phosphorous
pile up under the gate of the MOSFET at the Si-Si02
interface, which allows simple projected threshold voltage
calculations.
SUPREM' s calculation is a very simple one
which only involves the surface doping and surface state
density, so the value can only be considered as a best case
figure. Complete SUPREM output listings analyzing these
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regions are contained in Appendix D.
Figure 12 on the following page shows a cross-section
of a pMOS transistor and Figure 13 shows a cross-section of
the CCD used to model the fabrication process. The next
three pages summarize each of the process steps and the
information presented after each of these steps for the
three regions shown in each figure.
The predicted values given by SUPREM from these
simulations are listed in Table 2, following the region
summaries .
37
P-TYPE DIFFUSIONS
BULK (n-type 3.5 ohm-cm)
1 2 3
Figure 12: pMOSFET cross sections for SUPREM simulation.
P-TYPE DIFFUSIONS
BULK (n-type 3.5 ohm-cm)
1 3
Figure 13: CCD cross sections for SUPREM simulation.
(1) Field oxide or cross-over region
(2) Drain or source diffusion region
(3) Gate region
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SUPREM-1 Field oxide cross-sectional cut simulation
Step 1: Do the diffusion mask oxide growth.
Leave the oxide on where the diffusions will be in
in order to look at the oxide masking capability
of the oxide.
Step 2
Step 3
Step 4
Step 5
Step 6:
Step 7
Do the diffusion into the Silicon Dioxide.
Do an oxide growth to help remove the boron skin.
Etch off all the oxide grown.
Re-grow the thick field oxide over the area where
the diffusion was masked.
Field oxide re-growth thickness
Leave the regrown oxide to determine the change in
the field oxide thickness during the thin gate
oxidation.
Do the gate oxide in dry 02 .
Set up the special purpose model to calculate the
thick field oxide device threshold voltage.
The gate material is aluminum, the bulk contact
is on the backside, and the surface state density
is QSS=1.0ell.
Field oxide thickness after gate oxidation
Thick oxide device threshold voltage before
sinter
Do a drive in, in a neutral ambient for the length
of time that was used for the sinter, assume that
the sinter reduces the value of the surface state
density to QSS=1.0el0.
Thick oxide device threshold voltage after
sinter
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SUPREM-2 Diffusion cross-sectional cut simulation
Step 1: Do the diffusion mask oxide growth.
Diffusion mask oxide thickness
Step 2: Etch the oxide where the diffusions will be.
Step 3: Do the diffusions into the Silicon.
Mid diffusion junction depth
Mid diffusion sheet resistance
Step 4: Do an oxide growth to help remove the boron skin.
Oxide growth during diffusion
Post diffusion junction depth
Post diffusion sheet resistance
Step 5: Etch the oxide grown at the end of the diffusion
step.
Step 6: Re-grow the thick field oxide over the diffusion.
Leave the re-grown oxide to find the field oxide
thickness after the thin gate oxidation.
Oxide re-growth over diffusion
Diffusion junction depth after re-growth
Diffusion sheet resistance after re-growth
Step 7 : Do the gate oxide in dry 02 .
Diffusion junction depth after gate oxidation
Diffusion sheet resistance after gate
oxidation
Field oxide thickness over diffusion after
gate oxidation.
Step 8: Do a drive in, in a neutral ambient for the length
of time that was used for the sinter
Thick oxide device threshold voltage after
sinter
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SUPREM-3 Gate oxide cross-sectional cut simulation
Step 1: Do the diffusion mask oxide growth.
Leave the oxide on where the diffusions will be in
in order to look at the oxide masking capability
of the oxide.
Step 2: Do the diffusion into the Silicon Dioxide.
Step 3: Do an oxide growth to help remove the boron skin.
Step 4: Etch off all the oxide grown.
Step 5: Re-grow the thick field oxide over the area where
the diffusion was masked.
Field oxide re-growth thickness
Step 6: Etch the regrown oxide to define the thin
gate oxide regions.
Step 7 : Do the gate oxide in dry 02 .
Set up the special purpose model to calculate the
thick field oxide device threshold voltage.
The gate material is aluminum, the bulk contact
is on the backside, and the surface state density
is QSS=1.0ell.
Gate oxide thickness
Thin oxide device threshold voltage before
sinter
Step 8: Do a drive in, in a neutral ambient for the length
of time that was used for the sinter, assume that
the sinter reduces the value of the surface state
density to QSS=1.0el0.
Thin oxide device threshold voltage after
sinter
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Quantity Transistor CCD
Diffusion mask oxide thickness
Mid diffusion junction depth
Mid diffusion sheet resistance
Post diffusion junction depth
Post diffusion, sheet resistance
Oxide growth during diffusion
Oxide re-growth oyer diffusion
Field oxide re-growth thickness
Diffusion junction depth after
re-growth
Diffusion sheet resistance
after re-growth
Gate oxide thickness
Diffusion junction depth
after gate oxidation
Diffusion sheet resistance
after gate oxidation
Field oxide thickness
after gate oxidation
Field oxide thickness over
diff. after gate oxidation
Thin oxide device threshold
voltage before sinter
Thin oxide device threshold
voltage after sinter
Thick oxide device threshold
voltage before sinter
Thick oxide device threshold
voltage after sinter
4941 Ang.
1.38 microns
4.62 ohms/sq.
2.20 microns
6.8 6 ohms/sq.
3269 Ang.
4 98 8 Ang.
4941 Ang.
4941 Ang.
1.38 microns
4.62 ohms/sq.
2.20 microns
6.8 6 ohms/sq.
3269 Ang.
8602 Ang.
8572 Ang.
3.02 microns 2.79 microns
9.96 ohms/sq. 12.4 ohms/sq.
641 Ang. 908 Ang.
microns microns
9.98 ohm/sq. 12.4 ohm/sq.
5072 Ang.
5072 Ang.
8667 Ang.
8697 Ang,
-1.54 volts -1.81 volts
-1.28 volts -1.43 volts
-5.67 volts -9.16 volts
-3.57 volts -5.54 volts
Table 2: SUPREM PREDICTIONS FOR TRANSISTOR AND CCD SHOWN
IN FIGURES 12 AND 13.
42
5.3 LAYOUT
The digital pMOS structures needed to construct the J-K
flip flop are a three input NOR gate, a two input NOR gate
and an inverter, . The geometries and alignment for the
diffusion, oxide, metal and contact cut layers placed in
?
~"l
1
1 i '
1 1
?
1
i
1
?
[
'
1
(a) 3 Input NOR gate (b) 2 Input NOR gate (c) inverter
Figure 14: Digital pMOS structures.
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proper position together to form these three structures is
shown in Figure 14. The length of the upper gates in all
three structures is Lu = 60Um, the width of the upper gates
is Wu = lOUm. The lower gate lengths are L = lOUm. The
lower width of the NOR gate structures is W = lOUm, and
for the inverter W = 30Um. Making the structures all the
same height facilitates connecting the Vdd and Vss buss
lines. The arrangement of these elements along with the
proper interconnections of the gates to form the J-K
flip-flop is shown in Figure 15.
>5T
CL&-
Figure 15: J-K flip flop layout.
A program called ICE, Integrated Circuit Editor, was
used to create this artwork to generate the masks for each
of the four layers. A listing of the process file used in
the design which defines the paramaters required by ICE to
develop the layout is included at the end of this section.
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Illustrated in the following figure is the CCD layout
03
,-,
3 P 3 P- i i D ? - P >k
Hfc
? ! D n d n D D
w m D D D D
D
D ?
Ob
<2>2-
Figure 16: CCD Layout.
The yellow patterning represents the extra metal mask layer,
called POLY in this process, used to define every other
electrode. This is the metal layer that gets slightly
overetched before the second layer of metal is applied.
With the addition of a few extra gates and the proper
interconnections, the three J-K flip-flops form the
overlapping three phase clock circuit to sequentially pulse
the electrodes of the CCD. Figure 17 shows the entire
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circuit connected out to 12 pads for probing. A J-K flip
flop is located in the upper left hand corner, and a CCD
array in the lower left corner.
Figure 17: Chip Layout
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TEST_CHIP
chip width = 4000 chip height = 4000
10 layers
layer metal 0 anti regions
plot 1 graphics 1
layer oxide 1 anti regions
0 0 150-800
plot 2 graphics 2
layer graphics 0 anti regions
plot 3 graphics 3
layer diff 1 anti regions
0 0 150 BOO
plot 4 graphics 4
layer extra 0 anti regions
plot 5 graphics 5
layer emitter 1 anti regions
0 0 150 800
plot 6 graphics 6
layer cc 1 anti regions
0 0 150 800
plot 7 graphics 7
layer poly 1 anti regions
0 0 150 800
plot 8 graphics 8
layer Implant 1 anti regions
0 0 150 800
plot 9 graphics 9
layer metal2 1 anti regions
0 0 150 800
plot 10 graphics 10
angle 0 space
angle 0 space
angle 0 space
angle 0 space
angle 0 space
angle 0 space
angle 0 space
angle 0 space
angle 0 space
angle 0 space
angle 0 space
angle 0 space
angle 0 space
angle 0 space
angle 0 space
16 color 8 pen 8 fill 0 angle 0 space
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1 color 1 pen 3 fill 0
2 color 2 pen 2 fill 0
3 color 3 pen 4 fill 0
4 color 4 pen 4 fill 0
5 color 5 pen 5 fill 0
6 color 6 pen 6 fill 0
7 color 7 pen 1 fill 0
8 color 8 pen 7 fill 0
9 color 1 pen 5 fill 0
10 color 2 pen 3 fill 0
11 color 3 pen 3 fill 0
12 color 4 pen 4 fill 0
13 color 5 pen 5 fill 0
14 color 6 pen 6 fill 0
15 color 7 pen 7 fill 0
6.0 RESULTS
6.1 FABRICATION
The actual fabrication parameters can be compared with
the SUPREM predictions. The results are listed in Tables 3
and 4 at the end of this section. Table 3 compares the
predictions for the CCD, which had a targeted gate oxide
growth of 1000 A. Table 4 compares the predictions for the
digital structures, which had a targeted gate oxide growth
of 700 A. The run was split because a 700 A gate oxide is
optimum for transistor structures, but the thicker 1000 A
gate oxide gives a smaller ratio of gap width to oxide
thickness for better charge transfer performance of the CCD.
Measurement of the parameters from the wafers compared
reasonably well with the predictions, with the exception of
the diffusion parameters. The diffusion sheet resistance on
the thick gate oxide wafers is to high to yield working
devices. Testing also showed that the 1000 A gate oxide
growth caused the,, diffusions to spread to far, increasing
the sheet resistance, and the transistors acted as resistors
and never turned on. The thick and thin oxide device
threshold voltage measurements were not made before and
after sintering. 'The after sinter values could normally be
obtained from the test chips included on the wafer, however,
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the metal mask of the test chip did not align to the other
layers. The results obtained from fabrication can serve as
a baseline for future processes.
The next two figures are photographs of one of the CCD
!' iqurr 1 8 : Kabi i cat od CCD
Figure 19: Fabricated JK flip flop
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structures and one of the J-K flip flops fabricated.
The electrode gap length and inter-electrode spacing on
a typical device is illustrated in the photo below. A 1336X
magnification gives a conversion ratio of .7486 Um/mm,
measurements off the photo show an electrode width of 1.9in
and a gap length of 0.12 in. Converting to Um gives a:
^iSfe"*1 x "Ul,r^ x ^^ = 36.6 Um gate width
nJM&Xtas x .CL&Ui x 2SSd^ = 2.3 Um electrode
iv\rt\ in gap
Figure 20: CCD electrodes
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These dimensions were typical across the wafers, showing
good repeatability of the shadow mask technique.
Shown below are some of the digital pMOS structures.
An E-beam has been applied to the diffusion regions, shown
in the upper left photograph, causing electrons to be swept
across the electric fields of the metallurgical junctions,
"highlighting" the diffused regions.
Figure 21: pMOS structures and diffusions. ,: <:
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The next photograph shows where the wafer was cleaved,
across a source diffusion. By applying an electron beam,
the metallurgical junction depth into the wafer is shown.
This depth can be measured off the photograph, taking into
account that the tilt of the wafer with respect to the beam
is
45
, The junction depth is approximately 3.5 Um.
Figure 22: Cut through diffusion and pn junction,
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The next two SEM*s were taken on the CCD. A diffusion
opening to an electrode is shown. A close up of a metal
line making the transition from the thick oxide to the gate
electrode is shown in the square and the close up insert.
Figure 23: SEMS's of diffusion and electr<
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The following figure showns an electron beam applied to
one of the bus lines and the electrodes connected to it.
The difference in the thicknesses of the two metal layers
applied can be seen in this picture.
Figure 24: CCD electrodes connecting to clock line,
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Quantity Measurement SUPREM
Diffusion mask oxide thickness
Mid diffusion junction depth
Mid diffusion sheet resistance
Post diffusion junction depth
Post diffusion sheet resistance
Oxide growth during diffusion
Oxide re-growth over diffusion
Field oxide re-growth thickness
Diffusion junction depth after
re-growth
Diffusion sheet resistance
after re-growth
Gate oxide thickness
Diffusion junction depth
after gate oxidation
Diffusion sheet resistance
after gate oxidation
Field oxide thickness
after gate oxidation
Field oxide thickness over
diff. after gate oxidation
Thin oxidfe device threshold
voltage before sinter
Thin oxide device threshold
voltage after sinter
Thick oxide device threshold
voltage before sinter
Thick oxide device threshold
voltage after sinter
3200 Ang. 4 941 Ang.
1.38 microns
4.62 ohms/sq
1.5 microns 2.20 microns
24 .47ohms/sq., 6.8 6 ohms/sq
3200 Ang 3269 Ang.
7200 Ang. 8602 Ang.
7000 Ang. 8572 Ang.
microns 2.79 microns
90.2 ohms/sq. 12.4 ohms/sq.
9400 Ang. 908 Ang.
microns microns
ohm/sq. 12.4 ohm/sq.
Ang. 8667 Ang.
Ang. 8697 Ang.
-1.81 volts
-1.43 volts
-9.16 volts
-5.54 volts
Table 3: COMPARISON OF FABRICATION RESULTS WITH SUPREM
PREDICTIONS FOR THE CCD.
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Quantity Measurement SUPREM
Diffusion mask oxide thickness
Mid diffusion junction depth
Mid diffusion sheet resistance
Post diffusion junction depth
Post diffusion sheet resistance
Oxide growth during diffusion
Oxide re-growth over diffusion
Field oxide re-growth thickness
Diffusion junction depth after
re-growth
Diffusion sheet resistance
after re-growth
Gate oxide thickness
Diffusion junction depth
after gate oxidation
Diffusion sheet resistance
after gate oxidation
Field oxide thickness
after gate oxidation
Field oxide thickness over
diff. after gate oxidation
Thin oxide device threshold
voltage before sinter
Thin oxide device threshold
voltage after sinter
Thick oxide device threshold
voltage before sinter
Thick oxide device threshold
voltage after sinter
3200 Ang. 4941 Ang.
1.38 microns
4.62 ohms/sq.
1.5 microns 2.20 microns
24.47ohms/sq. 6.86 ohms/sq.
3200 Ang. 3269 Ang.
7200 Ang. 4988 Ang.
7000 Ang. 4941 Ang.
microns 3.02 microns
ohms/sq. 9.96 ohms/sq.
7200 Ang. 641 Ang.
3.3 microns microns
36.5 ohm/sq. 9.98 ohm/sq.
7200 Ang. 5072 Ang.
Ang. 5072 Ang.
-1.54 volts
-1.28 volts
-5.67 volts
-3.57 volts
Table 4: COMPARISON OF FABRICATION RESULTS WITH SUPREM
PREDICTIONS FOR A TRANSISTOR.
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6.2 CIRCUIT
The operation of the CCD is based on maintaining
depletion regions under the MOS gates. Negative pulses of
magnitude -Vp are applied to the electrode gates 01, $2 and
03 by the clock circuitry on chip to transfer the packets of
charge along the device. The digital logic used to generate
the input gate pulses to inject charge into the device is
shown in the schematic of Figure 25 (a) . This circuit was
constructed on a proto-board. A 3.2Mhz crystal oscillator
clocks a 74LS163, giving available clock frequencies of
1.6Mhz, and 800, 400, or 200khz. The circuit on chip was
tested at 400khz. Fl is used to create windows, when gated
into the IG logic, packets of every other, two, four, or
eight can be periodically injected into the device. Three
phase pulse switches to produce the voltage waveforms on the
transfer electrodes of the stand alone CCD included on chip
are also available.
The schematic in Figure 25 (b) shows the CCD array
interface circuitry. The MOS drivers translate the TTL
clock voltage levels of the clock and input gate to allow
adjustment of the voltage swings. The rails of the clock
and input gate, IG, can be adjusted to range from +15V to
-15V. The voltage regulator circuits supply the appropriate
potentials to bias the output gate, OG, and the output
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diode, OD. The adjustment range is from 0 to -15V.
The only charge in the array originates from the
source, assuming that the clock frequency is sufficiently
high for the number of thermally generated holes from bulk
or surface generation-recombination centers within the
depletion region to be negligible compared with the signal
charge. Minority carriers are injected into the device by
forward biasing the input diode. The source can be
connected directly to the substrate to provide a convenient
source of charge carriers. A packet of charge is injected
into the device by pulsing the input gate beyond the
threshold voltage during the time that the 01 electrodes are
most negative. The size of the charge packet is
proportional to the difference between the surface potential
under the input gate and that of the first 01 electrode.
The surface potential under the first 01 electrode at the
end of the injection is the same as that under the input
gate due to the lowering of the surface potential in the
presence of the mobile holes. The surface potential under
the 01 electrode to be used in determining the size of the
charge packet is the surface potential when there are no
mobile holes. The charge packet is transferred along the
linear array until collected by the drain. The drain is
reverse biased to a potential -Vd, which is more negative
than the semiconductor surface potential under the output
gate. This insures that the injected holes are drained out
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of the device channel and depletion is maintained. The
drain is connected to the voltage source via a lOkohm load
resistor and is capacitively coupled to an integration
circuit, to give an output signal that is proportional to
the size of the charge packet. The output gate of the
device, acts to shield the drain from electrostatic pickup
from the final transfer electrode 03, it is held at a
potential -Vog such that Vog > Vr. The basic experimental
objective is to optimize the charge transfer efficiency by
empirical adjustment of the potentials described.
The simplest operational experiment that may be carried
out with the device operated as described is to run the
transfer pulses continuously and to periodically inject
packets of charge by pulsing the input, gate negatively and
observing the charge that is transferred to the drain as
measured by the gated integrator. The first output charge
packet appears after eight cycles and any charge that is
left behind in the device appears at later cycles. An
over-all device transfer efficiency may be defined as the
charge output on the eighth cycle divided by the total
charge transferred. For small charge inputs this efficiency
is small but increases as the input is increased until the
potential minimum created under the first 01 electrode is
almost filled. If this first minimum is overfilled, the
charge moves forward along the device and appears in the
output after only seven cycles. Figures 26-28 show the
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input gate pulse and the output that results 8 cycles later.
Figure 29 shows the output with the probes lifted off the
device. Figure 30 shows the 02 and 03 clocks running
between -7 and -12 volts.
One of the fundamental limitations in device performace
is surface states. The transfer efficiency obtainable with
surface-channel CCD's is related to the density of the fast
interface states, Nss. The literature shows measurements of
p-channel CCD's suggesting Nss to be around 3E+10 eV/cm2 for
devices on substrates with <100> orientation. The device is
operated in the permanently depleted condition, but there is
a statistical probability that some of those states with a
time constant on the order of the transfer pulse duration
will become occupied resulting in the loss of transfer
efficiency. Another factor affecting charge transfer
efficiency is the depression of the silicon surface
potential between the transfer electrodes during charge
transfer. This depletion condition is necessary to
obtaining efficient charge transfer with low operating
potentials. For the devices fabricated the electrodes
separation is 2.5 Um and the oxide thickness is 700 A so
that the ratio of gap width to oxide thickness is 35:1.
This will set a limit to the lowering of the surface
potential between the electrodes dependent on the doping of
the silicon and the fixed charge in the oxide. Better
performance is obtained when the separation between the
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electrodes is reduced to distances comparable to the oxide
thickness. Transfer efficiency can be improved by using
shorter gate lengths, a lightly doped substrate, and closely
spaced electrodes.
The amount of positive charge that can be collected
under the gate is proportional to the applied voltage by the
depth to flatband, but is also dependent on oxide thickness
and gate electrode area. With an oxide thickness of 700A
and a substrate doping of 4.0E+15cm-3, Cd is about 10 times
smaller than Cox. Therefore, one can approximate the above
eqn . by
Qs = Cox/AVs/
For the CCD the electrodes are 260Um x 40Um and oxide
thickness of 700 A, the amount of charge stored is about
6.57pC for the 5V surface potential difference applied.
There are a few other tests that can be performed to
characterize the CCD array. Using the array in the lower
left corner of the device and off chip logic. One test
consists of connecting the input gate, output gate, and
transfer electrodes in parallel and applying the resting
potential -Vr. With the source connected to the substrate
and the drain reverse biased, the drain current as a
function of Vr may be plotted, which gives the channel
turn-on voltage Vt and the dc channel conductance. Another
test is to ground the input gate and again plot drain
current as a function of Vr. This gives the dark current
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versus target voltage curve for the device and determines
charge storage times in the device. The dark current or
thermally generated background charge can be measured either
directly as the average drain current during the continuous
operation of the CCD, or the CCD clocks can be periodically
stopped for a fixed integration time while the thermally
generated charge is collected. The clocks are then cycled
and the dark current profile is read-out and detected. This
second approach provids a complete profile of the dark
current distribution including the magnitude of the localized
dark current spikes that are very sensitive to the applied
gate voltage. The control of dark current and dark current
spikes is one of the more critical aspects of CCD
manufacturing .
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Figure 26: Input Gate and Output Diode - 1
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Figure 29: Output with probes off pads
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Figure 30: Phase clocks
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7.0 CONCLUSION
An 8-bit three-phase CCD shift register with digital
clock circuitry was successfully fabricated at RIT*s
Microelectronics Facility. The circuit implemented J-K flip
flops to form the three phase clocks used to sequentially
shift injected charge through the array. The shadow mask
technique was used to fabricate the single level metal
electrode structures. 2.5 micron gap separations were
achieved between the electrodes using this technique.
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APPENDIX A
SPICE simulation program listing and results
*******29-SEP-88 ******* SPICE 2G.5 (10AUG81) ******* 19 : 04 : 38* ** **
CLOCKED MASTER SLAVE J-K FLIP FLOP
**** INPUT LISTING TEMPERATURE = 27.000 DEG C
***********************************************************************
* MARY MAREK
* AJKFF.IN
.WIDTH IN=132 0UT=80
.OPTIONS LIMPTS=1000 ITL2=5000 ITL5=30000
VDD 1 0 DC -15
VSS 2 0 DC 15
*VSET 8 0 DC 15
*PULSE (-15 15 4M . IM . 1M 100M 100M)
*VCLR 9 0 DC 15
*PULSE (-15 15 4M .IM .IM 100M 100M)
VJIN 13 0 PULSE (-15 15 2M . 05M .05M 6M 12M)
VKIN 12 0 PULSE ( 15 -15 2M . 05M . 05M 3M 6M)
VCLK 11 0 PULSE (-15 15 OM . 05M . 05M IM 3M)
.IC
V(15)= 15 V(16)=-15
*.IC V(28)= -15 V(29)=15
.IC
V(22)= -15 V(23)= 15
.TRAN IM 25M
PLOT TRAN V(ll)
.PRINT TRAN V{11)
.PRINT TRAN V(6)
.PRINT TRAN V(22)
V(13) V(12) V{16) (-15,15)
V(13) V(12) V(16) V(15)
V(7) V(28) V(29)
V(23) V(10)
XI 1 2 15 24 10 6 N0R3
X2 1 2 16 25 10 7 N0R3
X3 1 2 6 29 28 N0R2
X4 1 2 7 28 29 N0R2
X5 1 2 26 11 22 N0R2
X6 1 2 27 11 23 N0R2
X7 1 2 22 16 15 N0R2
X8 1 2 23 15 16 N0R2
X9 1 2 11 10 INV
X10 1 2 12 24 TNV
Xll 1 2 13 25 INV
X12 1 2 28 26 INV
X13 1 2 29 27 INV
* VDD VSS IN IN OUT
.SUBCKT N0R2 12 4 5 3
Ml 1 1 3 2 PMOS L=50U W=10U
M2 3 4 2 2 PMOS L=10U W=20U
M3 3 5 2 2 PMOS L=10U W=20U
.ENDS N0R2
Ml 1 1 a 2 PMUS L^hUU W=10ll
M2 3 4 2 2 PMOS L=10U W=20U
M3 3 5 2 2 PMOS L=10U W=20U
M4 3 6 2 2 PMOS L=10U W=20U
.ENDS N0R3
* VDD VSS IN OUT
.SUBCKT INV 12 4 3
Ml 1 1 3 2 PMOS L=50U W=10U
M2 3 4 2 2 PMOS L=10U W=40U
.ENDS INV
.MODEL PMOS PMOS LEVEL=1 NSUB=1.2E15 T0X=700E-10 TPG=0 XJ=2U
+ LD=2U NSS=8.28E11 LAMBDA=.02 UO=241 RD=100 RS=100 PB=.85 CGS0=3 . 45E-09
+ CGD0=3.45E-09 CGBO= 1 . 38E-09 CJ=98.6U MJSW=.3 JS=1.46E-6
.END
*******29-SEP-88 ******* SPICE 2G.5 (10AUG81) ******* 19 : 04 : 38* ****
CLOCKED MASTER SLAVE J-K FLIP FLOP
**** MOSFET MODEL PARAMETERS TEMPERATURE = 27.000 DEG C
***********************************************************************
PMOS
TYPE PMOS
LEVEL 1.000
VTO -3.899
KP 1.19D-05
GAMMA 0.405
PHT 0.586
LAMBDA 2.00D-02
RD 1.00D+02
RS 1.00D+02
PB 0.850
CGSO 3.45D-09
CGDO 3.45D-09
CGBO 1.38D-09
CJ 9.86D-05
MJSW 0.300
JS 1.46D-06
TOX 7.00D-08
NSUB 1.20D+15
NSS 8.28D+11
TPG 0.000
XJ 2.00D-06
LD 2.00D-06
HO 241.000
*******29-SEP-88 ******* SPICE 2G . 5 (10AUGB1) *** ****19 : 04 : 38*****
CLOCKED MASTER SLAVE J-K FLIP FLOP
**** INITIAL TRANSIENT SOLUTION TEMPERATURE 27.000 DEG C
***********************************************************************
NODE VOLTAGE 1NODE VOLTAGE ]MODE VOLTAGE NODE VOLTAGE
( D -15.0000 ( ?.) 15.0000 ( 6) 13.5776 ( 7) 13.8194
{ 10) 14.1321 ( 11) -15.0000 ( 12) 15.0000 ( 13) -15.0000
( 15) 14.9986 ( 16) -15.0000 ( 22) -14.9825 ( 23) 14.9986
( 24) -9.3819 i 25) 14.1321 ( 26) 13.9758 ( 27) -9.3819
( 28) -9.3804 ( 29) 13.3160
VOLTAGE SOURCE CURRENTS
NAME CURRENT
VDD 9 .695D-03
VSS -2..445D-02
VJIN 0 . OOOD+00
VKIN 0. OOOD+00
VCLK 0 .OOOD+00
TOTAL POWER DISSIPATION 5.12D-01 WATTS
*******29-SEP-88 ******* SPICE 2G.5 (10AUG81) ****** *19 : 04 : 38*****
CLOCKED MASTER SLAVE J-K FLIP FLOP
OPERATING POINT INFORMATION TEMPERATURE = 27.000 DEG C****
YDS
***********************************************************************
**** MOSFETS
Ml. XI M2.X1 M3.X1 M4.X1 M1.X2 M2.X2 M3.X2
PMOS PMOS PMOS PMOS PMOS PMOS PMOS
9.83E-04 -5.50E-13 -9.83E-04 -5.50E-13 -1.01E-03 -1.01E-03 -4.56E-13
-28.578 -0.001 -24.382 -0.868 -28.819 -30.000 -0.868
-28.578 -1.422 -1 .422 -1.422 -28.819 -1.181 -1.181
1.422 0.000 0.000 0.000 1.181 0.000 0.000
M4.X2 M1.X3 M2.X3 M3.X3 M1.X4 M2.X4 M3.X4
PMOS
-4.56E-13
-0.868
-1.181
0.000
PMOS
1.13E-10
-5.620
-5.620
24.380
PMOS
9.42E-12
-1.422
-24.380
0.000
PMOS PMOS
-9.42E-12 -1.16E-03
-1.684
-24.380
0.000
-28.316
-28.316
1.684
PMOS
-6.52E-13
-1.181
-1.684
0.000
PMOS
1 .16E-03
-24.380
-1.684
0.000
M1.X5 M2.X5 M3.X5 M1.X6 M2.X6 M3.X6 M1.X7
PMOS PMOS PMOS PMOS PMOS PMOS
-1.16E-11 -1.16E-11 -1.75E-02 -1.38E-03 -9.65E-07 -1.19E-06
-0.018 -1.024 -30.000 -29.999 -24.382 -30.000
-0.018 -29.982 -29.982 -29.999 -0.001 -0.001
29.982 0.000 0.000 0.001 0.000 0.000
PMOS
-1.38E-03
-29.999
-29.999
0.001
M2.X7 M3.X7 Ml . X8 M2.X8 M3.X8 M1.X9 M2.X9
PMOS PMOS PMOS
-1.18E-06 -1.18E-06 -1.16E-11
29.982
-0.001
0.000
-30.000
-0.001
0.000
0.000
0.000
30.000
PMOS PMOS PMOS PMOS
-1.16E-11 -1.16E-11 -1.26E-03 -1.26E-03
-0.001 -0.001 -29.132 -30.000
-30.000 -30.000 -29.132
0.000 0.000 0.868
-0.868
0.000
Ml .X10 M2.X10 M1.X11
PMOS PMOS PMOS
-7.92E-11 -9.43E-12 -1.26E-03
M2.X11 M1.X12 M2.X12 M1.X13
PMOS PMOS PMOS PMOS
-1.26E-03 -1.24E-03 -1.24E-03 -7.93E-11
*******29-SEP-88 ******* SPICE 2G . 5 (10AUG61) ******* 19 04 : 38*****
CLOCKED MASTER SLAVE J-K FLIP FLOP
**** TRANSIENT ANALYSIS TEMPERATURE = 27.000 DEG C
***********************************************************************
TIME V(ll) V{13) V(12) V(16) V(15)
0. OOOE+OO -1., 500E+01 -1,. 500E+01 1.. 500E+01 -1.. 500E+01 1., 500E+01
1, -03 1 . 500E+01 -1 . 500E+01 1 . 500E+01 -1 .513E+01 1 .429E+01
2. OOOE--03 -1..500E+01 -1..500E+01 1.. 500E+01 -1..511E+01 1. 360E+01
3, -03 -1 .500E+01 1 . 500E+01 -1 .500E+01 -1 .481E+01 1 .359E+01
4. OOOE-03 1,. 500E+01 1.. 500E+01 -1.. 500E+01 1,. 409E+01 -9..381E+00
5 . OOOE--03 -1 . 500E+01 1 . 500E+01 -1 . 500E+01 1 .332E+01 -9 .380E+00
6. OOOE--03 -1 . 500E+01 1,.500E+01 1.. 500E+01 1,.332E+01 -9..381E+00
7 . OOOE--03 1 . 500E+01 1 . 500E+01 1 . 500E+01 1 .422E+01 -9 .380E+00
8. -03 -1 .500E+01 1,.500E+01 1.. 500E+01 1..332E+01 -9. 406E+00
9 -03 -1 . 500E+01 -1 . 500E+01 -1 . 500E+01 1 .332E+01 -9 .379E+00
1. -02 1 .500E+01 -1,. 500E+01 -1,.500E+01 1..409E+01 -9. 381E+00
1 -02 -1 . 500E+01 -1 . 500E+01 -1 . 500E+01 1 .332E+01 -9 . 379E+00
1. -02 -1.. 500E+01 -1,. 500E+01 1.. 500E+01 1,.332E+01 -9., 377E+00
1 -02 1 . 500E+01 -1 . 500E+01 1 . 500E+01 -9 .381E+00 1,.410E+01
1, -02 -1,.500E+01 -1,. 500E+01 1.. 500E+01 -9,. 377E+00 1. 332E+01
1 . 500E--02 -1 .500E+01 1 . 500E+01 -1 . 500E+01 -9 . 382E+00 1,.332E+01
1. -02 1 . 500E+01 1.500E+01 -1. 500E+01 1..409E+01 -9. 381E+00
1 -02 -1 . 500E+01 1 .500E+01 -1 . 500E+01 1 .332E+01 -9 .381E+00
1, -02 -1 .500E+01 1,.500E+01 1.. 500E+01 1..332E+01 -9. 381E+00
1 -02 1 . 500E+01 1 . 500E+01 1 . 500E+01 1 .421E+01 -9 . 379E+00
2. OOOE--02 -1.. 500E+01 1.. 500E+01 1.. 500E+01 1,.332E+01 -9.. 377E+00
2 -02 -1.. 500E+01 -1 . 500E+01 -1 .500E+01 1 .332E+01 -9 .411E+00
2. 200E--02 1., 500E+01 -1., 500E+01 -1..500E+01 1,.409E+01 -9. 379E+00
2 . 300E--02 -1 .500E+01 -1 . 500E+01 -1 . 500E+01 1 .332E+01 -9 .381E+00
2. 400E-02 -1.. 500E+01 -1,. 500E+01 1.. 500E+01 1,.332E+01 -9. 381E+00
2,. 500E--02 1.. 500E+01 -1.. 5OOE+02 1 . 500E+01 -9 .378E+00 1 .410E+01
*******29-SEP-88 ******* SPICE 2G.5 (10AUG81) *** ****19 : 04 : 38*****
CLOCKED MASTER SLAVE J-K FLIP FLOP
**** TRANSIENT ANALYSIS TEMPERATURE = 27.000 DEG C
***********************************************************************
TIME V(6) V(7) V(28) V(29)
0., OOOE + OO 1 .358E+01 1 .382E+01 -9 .380E+00 1 .332E+01
1. OOOE-03 1 ,.430E+01 1..436E+01 -9..377E+00 1.332E+01
2,. OOOE--03 1 358E+01 1 .382E+01 -9 .414E+00 1 .332E+01
3. OOOE--03 -9 .379E+00 1,.433E+01 1,.409E+01 -9.377E+00
4, -03 1 .424E+01 1 .426E+01 1 . 332E+01 -9 .385E+00
5. OOOE--03 1..358E+01 1..364E+01 1.. 332E+01 -9.. 380E+00
6 -03 1 .429E+01 1 .363E+01 1 .332E+01 -9 . 385E+00
7. OOOE--03 1,.455E+01 1,. 435E+01 1,. 332E+01 -9. 381E+00
8 -03 1 .428E+01 1 . 361E+01 1 .332E+01 -9 .379E+00
9. OOOE--03 1 .358E+01 -9.. 378E+00 -2..787E+01 1..431E+01
1 -02 1 .424E+01 1 .358E+01 1 . 332E+01 -9 . 380E+00
1.. 100E--02 1 .358E+01 -9 . 377E+00 -9..377E+00 1. 409E+01
1 -02 1 .430E+01 -9 .381E+00 -9 . 377E+00 1,.409E+01
1. 300E--02 1 .431E+01 1,.425E+01 -9..385E+00 1. 332E+01
1 -02 1 . 377E+01 1 .358E+01 -9 . 380E+00 1,.332E+01
1., 500E--02 -9 .378E+00 1.. 424E+01 1..409E+01 -9. 379E+00
1 -02 1 .424E+01 1 .424E+01 1 . 332E+01 -9 .377E+00
1. 700E-02 1 .358E+01 1,. 358E+01 1..332E+01 -9. 380E+00
1 -02 1 .428E+01 1 . 358E+01 1 . 332E+01 -9 .379E+00
1, -02 1..454E+01 1,.434E+01 1,.332E+01 -9. 383E+00
2 -02 1 .427E+01 1 .358E+01 1 .332E+01 -9 . 380E+00
2.. 100E-02 1 .358E+01 -9 .376E+00 -1..461E+01 1..417E+01
2 -02 1 .424E+01 1 .358E+01 1 .332E+01 -9 . 399E+00
2. 300E- 02 1 .358E+01 -9 .377E+00 -9 .381E+00 1..409E+01
2 -02 1 .428E+01 -9 . 378E+00 -9 .379E+00 1 .409E+01
2. -02 1. 429E+01 1..426E+01 -9 .377E+00 1. 332E+01
*******29-SEP-88 ******* SPICE 2G . 5 (10AUG81) ******* 19 : 04 : 38*****
CLOCKED MASTER SLAVE J-K FLIP FLOP
**** TRANSIENT ANALYSIS TEMPERATURE 27.000 DEG C
***********************************************************************
TIME V(22) V(23) V(10)
0. 000E+00 -1. 498E+01 1. 500E+01 1. 413E+01
1. 000E-03 -1 ,.850E+01 1 . 332E+01 -1,. 356E+01
2. 000E-03 1 . 360E+01 1. 418E+01 1. 413E+01
3. 000E-03 1 .418E+01 1..360E+01 1 .413E+01
4. 000E-03 1..333E+01 -9. 380E+00 -9.379E+00
5..000E-03 1 .418E+01 1..360E+01 1..413E+01
6. 000E-03 1. 418E+01 1., 360E+01 1..413E+01
7..000E-03 1 .332E+01 -1 .797E+01 -1 .807E+01
B..000E-03 1..418E+01 1..360E+01 1..413E+01
9 .000E-03 1 .360E+01 1 .440E+01 1 .413E+01
1..000E-02 1,.332E+01 -9,. 380E+00 -9,. 378E+00
1 .100E-02 1 .360E+01 1 418E+01 1 413E+01
1..200E-02 1 .360E+01 1, 418E+01 1 .413E+01
1 .300E-02 -9 .705E+00 1 . 332E+01 -9 .945E+00
1,.400E-02 1 .360E+01 1 .418E+01 1,.413E+01
1 . 500E-02 1 .418E+01 1 .360E+01 1 .413E+01
1 .600E-02 1 .333E+01 -9 .380E+00 -9 385E+00
1 .700E-02 1 .418E+01 1 . 360E+01 1 .413E+01
1 .800E-02 1 .418E+01 1 .360E+01 1 .413E+01
1 .900E-02 1 .332E+01 -1 .746E+01 -1 .756E+01
2 .000E-02 1 .418E+01 1 .360E+01 1 .413E+01
2 .100E-02 1 .360E+01 1 .431E+01 1 .413E+01
2 .200E-02 1,.332E+01 -9 .378E+00 -9 .381E+00
2 .300E-02 1 .360E+01 1 .418E+01 1 .413E+01
2 .400E-02 1 . 360E+01 1 418E+01 1 .413E+01
2 . 500E-02 -1 . 007E+01 1 . 333E+01 -1 .048E+01
*******29-SEP-88 ******* SPICE 2G . 5 (10AUG81) ******* ].g : 04 : 38** ***
CLOCKED MASTER SLAVE J-K FLIP FLOP
**** TRANSIENT ANALYSTS TEMPERATURE = 27.000 DEG C
***********************************************************************
LEGEND:
V(ll)
V(13)
V(12)
V(16)
TIME V(ll)
* + -S)
-1 . 500D+01O.OOOD+OO X
1.000D-03 1 500D+01 X
2.000D-03 -1 . 500D+01 X
3.000D-03 -1 500D+01 X
4.000D-03 1 . 500D+01 =
5.000D-03 -1 500D+01 X
6.000D-03 -1 .500D+01 *
7.000D-03 1 500D+01 .
8.000D-03 -1 . 500D+01 *
9.000D-03 -1 .500D+01 X
1.000D-02 1 500D+01 X
1.100D-02 -1 .500D+01 X
1.200D-02 -1 . 500D+01 X
1.300D-02 1 500D+01 +
1.400D-02 -1 . 500D+01 X
1.500D-02 -1 . 500D+01 X
1.600D-02 1 . 500D+01 =
1.700D-02 -1 .500D+01 X
1.800D-02 -1 .500D+01 *
1.900D-02 1 . 500D + 01 .
2.000D-02 -1 .5000+01 *
2.100D-02 -1 . 500D+01 X
2.200D-02 1 . 500D+01 X
2.300D-02 -1 .500D+01 X
2.400D-02 -1 . 500D+01 X
2.500D-02 1 .500D+01 +
-7.500D+00 O.OOOD+OO 7.500D+00 1.500D+01
$
$
$
$ X
$ +
$ X
$X
$ X
$
$ *
$
$ =
X
$ X
$ +
$ x
$x
$ X
$ .
$ *
$ .
$ =
X
JOB CONCLUDED
TIME
CPU
0: 8:43.19
PAGE DIRECT BUFFERED
ELAPSED FAULTS I/O I/O
9:52.73 801 3 1
APPENDIX B
Process cross-sectional diagrams
CROSS SECTIONS OF WAFER THROUGH PROCESS .
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Etch aluminum,
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APPENDIX C
Completed process sheets
MICROELECTRONIC ENGINEERING
CUSTOMER WORK REQUEST FORM / PROCESS SHEET
LOT #:MJM880922
FACU I... TY : rn a ry are k
DATE! Sept. 22, 198c
PROCESS NAME:ccd pmo
USER NAME:m.jm7S43
DUE DATEsOct. 22, 1988
OPERA. WAFERS INCLUDED
STEP # CODE DEVICE CONTROL
STEP1 IDN01 1-21 A-D
STEP2 CI.. E01 A 1 .1, A 1 1
STEPS OX 101 A 1 1 All
STEP4 MA301
5TEP5 MAS02
STEP6 MAS03
5TEP7 PHI 01 A .1 1
STEP8 ETC01 D
STEP*? ET002 All C
STEP 10 CLE 02 All A 1 1
STEP 11 D.TF01 A 1 1 A 1 1
STEP 12 ETC01 A.C
STEP 13 ETC04 D
STEP 14 ETC02 All A 1 1
STEP 15 DE"i"01 D
STEP 16 DET02 A , B , C
STEP 17 BRV01 D
STEP 18- CI. F02 A 1 1 A,B,C
STEP! 9 0X104 All A,B,C
STEP20 MAS01
STEP2.1 MAS02
STFP22 MAS03
STEP23 PHI, 01 All
STEP24 ETC02 A , C
STEP25 ETC03 All
STEP26 CLE02 All A ,B,C
STEP27 0X105 All A,B,C
STEP28 MAS01
STEP29 MAS02
STEP30 MAS03
STEP31 PHL.01 A 1 1
STEP32 ETC01 A,C
STEP33 ETC03 All
STEP34 ETC02 A , B , C
STEP35 DET02 A , B , C
STEP36 CLE02 All
5TEP37 MET01 All
STEP38 MAS01
STFP39 MAS02
STEP40 MAS03
STEP41 PHI. 02 A 1 1
STEP42 HOLD
STEP43 ETC05 All
STEP44 ETC05 ALL
STEP45 MET01 ALL
STEP46 HOLD
STEP47 ETC07 ALL
STEP48 MAS01
STEP49 MAS02
STEP50 MAS03
REQUIRED INFORMATION
N-type, <100>, 25 wafers,
MTI scrub and RCA clean
Wet oxide growth - 5k Ang
marekdi f f man
Diff us i on , 4mm,
Diffusion level
D i f f us i on m as k ,
5000 Ang
5000 Ang.
RCA clean
D . S , exp
test chip
820 coat ?<
Sohm-cmSTEPl .
STEP2,
STFP3.
STEP4,
developSTEPS.
;tep-in STEP6,
;post
remove photoresist
ME
ME
ME
ME
ME
M F
ME
ME
ME
'iOOO Anq. ( dt ped glass
?< C
ox ide)
9400 Ana.
C Etch
Ang. , 1100C, 1!
L on g e r Etch of A
4 pt. probe on step etch wafer
4 pt. probe on control wafer
Groove and stain for Xj
RCA clean
1 100 C, 120 min. ,
m a r e k o x ide. rn an
Oxide, 4mm, D.S.
Oxide, level 2
Oxide Mask
9400 Ang.
Longer Time of A
RCA clean
1100C,40 min, 845
m.-< rekcc . man
CC, 4mm, D.S.
CC, level 3
Contact Cuts
850 Ang.
Longer Time of A,C Etch
C2--field oxide appr. 9400 Ang
To be determined
RCA clean
3 pellets, NRC evaporator
marekpoly . man
P o 1y , 4mm, R eversal
Poly, level 4, NO TEST CHIP
Poly mask
STEP7,
STEP8.
STEP9.
STEP10.M
STEP1 1 .M
STF.P12.M
STEP13.M
STEP14.M
STEP 15
STFP16
STEP17,
STEP18.
STEP1 9
STEP20,
STEP21
STEP22
STEP23
. M
,M
,M
. M
. M
,M
.M
,M
.M
STEP39
STEP INSTEP40
STEP41
STEP42
STEP43
IN DI WSTEP44
STEP45
STEP46
STRIP RESIST IN ACETONE TO LIFT 0FFSTEP47
rn a r ek m e ta 1 . m an STEP48
METAL, 4MM, REVERSAL STEP49
METAL, LEVEL 5
OVERETCH FOR OVERHANG, RINSE
2 pellets, NRC
STEP24.M
STEP25.M
STEP26.M
miSTEP27.M
STEP28.M
STEP29.M
STEP30.M
STEP31 . M
3TEP32.M
STFP33.M
STEP84.M
STEP35.M
STEP36.M
STEP37.M
STEP38.M
M
M
M
M
M
M
M
M
,M
M
,M
MSTEP50
M I CRO E I. ECTRON I C E NG I N E E R I NG
CUSTOMER WORK REQUEST FORM / PROCESS SH ET
LOT #:MJM880922 PROCESS NAME : - c ,_pmos
FACUL. TY : ma ry_ma r ek USER NAME : : j ,7543
DATEsSept. 22, 1988 DUE DATFricc. 22, 1988
OPERA. WAFERS INCLUDED
STEP # CODE DEVICE CONTROL REQUIRED INFORMA
STEP1 IDNOl 1-21 A-D N-type, <100'>, Z.
STEP? CL.E01 All All Mil scrub and RC.
STEP3 OX 101 A 1 1 A 1 1 W e t o v i d a g r ow th
5TEP51 PHL02 ALL METAL MASK
STEP52 ETC05 ALL
STEP53 SIN01 AH 450 Deg C, 15 mi
STEPS4 GRV01 C
STEP55 END
'
j :jn
; vafprs, 3-5ohrn-cmSTEPl .ME
:, =iean STEP2.ME
5k Ang. STEPS, ME
STEP51 .M
STEP52.M
-, STEP53.M
STEP54.M
STEP55.M
STEP J .DAT Rochester Institute of Technology
M i c roe lect ron ic Fng inee r ing
IDN01; Wafer Scribing and 4-Pt. Probe Testing
Revision Date: 08/26/87
Document Title: IDN01.DAT
Location: VAXD Account: 635dept2 Directory: OPLIB
Op. Step Data Description: Value Units
Lot # L880930
Step # 1
Operator SMS1S35
Date 880930 YYMMDD
Qty. Started Device 6
- Control 4
Manufacturers Data: Manufacturer PENSILCO
Man. Lot 4* 4845
Type N
Dopant PH
Orientation <100>
Thickness 21 .00Mil=.
Diameter 3. 00 inches
Resistivity 2.8-4.2 Ohm- cm
Four Point Probe Data: Probe Spacing(s) 0.0635 cm
W/S (calc) 1
G7- Correction Factor
Sample ttl: Voltage 0.9400Volts
Current- 0 . 050 rnA rn ps
Sample #2: Voltage 0.9900Volts
Current 0.045mArnps
Sample #3: Voltage 0.9900Volts
Current 0. 048mArnps
Average Voltage (calc) lVolts
Average Current (calc) 0.048mAmps
Average rho (calc) 3. 521 Ohm- cm
Average rhos (calc) 80hm/[]
Average Dopant , 40E+16atom/cm3
Hot Probe Test: Deflection Polarity Sample #1 POS pos/neg
Sample #2 POS pos/neg
Sample #3 POS pos/neg
STEP2.DAT Rochester Institute of Technology
Microelectronic Engineering
CLE01: RCA Clean and MTI scrub
Revision Date: 07 / 15 / 87
Document Title: CLE01.DAT
Location: VAXD Account: 635dept2 Directory: OPLIB
Op. Step Data Description: Value Units
Lot # L830930
Step # 2
Operator SMS 1835
Date 880930 YYMMDD
Wafers Included Device 6
Control #1 A
Control #2 B
Control #3 C
Control #4 D
V is u a 1 I n <= p e c t i on C omm en ts ( 1 i nel): 0 . K .
( line2) :
Operation Yield Start Qty- 10
Failure 1 Desc.
Qty.
Failure 2 Desc.
Qty-
F a i lure 3 Desc.
Qty.
Finish 31-. 10
Roches ter I n s t i t u t e o f T e a hn o 1 o g y
M i c r o e 1 e c t r on i c En g in e e r in g
OX 1 01: Wet Oxide - 5000 Angstroms
Revision Date: 07/16/87
Document Title: 0XI01.DAT
Location: VAXD Account: 635dept2 Directory OPLIB
Op. Step Ei a t a D es c r i. p t i on :
Lot tt
Step #
Operator
Date
Wafers Included Device
Control. #1
Control #2
Control #3
Control #4
T h j kness
Temperature
Time
Tube #
S o u r c e
Middle-
Drain
Thermocouple Readings; Source
MidHie
Desired ;
Furnace used:
Controller'
settings
Bubbler ;
Gas F 1 ow Sett ings :
0" idation Time:
Pull Rates:
Lot Oi- i oe co lor
Odd Colored Wafers
Ellipsometer
Measurements
Drain
Var iac Setting
T em pe r a t u re Re ading
02
N2
Time
In
Out-
Color
Appro* irnate Thickness
Wafer #
C o 1 o r
A p p r o x ima t e Thickness
Wafer #
C o 1 o r
A pp r o ;; im a t e T h i c k n ess
Wafer #
Color
Ap p r o m im a t e T h i c kness
Wafer #
PI
Al
P2
A2
Delta
Psi
XOX
Wafer #
PI
Al
P2
A2
Delta
Psi
XOX
Value Units
L880930
3
ERK5371
881004 YYMMDD
10
5000 [Anq. ]
1000['Deg. C]
100 [m in. j
13
568
599
536
1006.9[Deg. CJ
lOOS.UDeg. C]
1003.9[Deq. C]
95
93[Deg. C]
5CLPM]
2CLPM]
100 [min. J
12[in/min]
12 [ in/min]
BLUE-G
5000 [Ang. J
[Ang.]
[Ang. J
[Ang. ]
..:'<
38.0[Deg. J
10,5[Deq. ?
129.0[Deg. ]
1650[Deq. ]
167.0
12.8
4990.0 [Ang. ]
9
30.5[Deg. J
12.5[Deg. 3
120.5[Deq. ]
162.5[Deq.l
151 .0
1 5 . 0
5030.0 [Ang. ]
Visual Inspection Comments ( linel ) :
( 1 ine.2 ) :
Operation Yield Start Qty.
Failure 1
Failure 2
Failure 3
Finish Qty.
Desc.
Qty.
Desc.
Qty.
Desc .
Qty.
UNIFORM
COLOR
10
1 0
STEP4.DAT Rochester Institute of Technology
M i c ro e 1 e c t r on i c Engineering
MAS01 : Paper Tape Punching of MANN File
Revision Date: 12/29/87
Document Title: MASO 1 . DAT
Location: VAXD Account: 635dept2 Directory: OPLIB
Op. St e p D a t a D es c r i p t i on
Lot tt
Step #
Operator
D a t e
F i lename :
New Filename:
Undersized E;--p.
Neg. Exp. Deleted
Value
L880930
Units
JEC9681
88 1 0 1 8 YYMMDD
MAREKD IF F.MAN
STEP5.DAT Rochester Institute of Technology
Microelectronic Engineering
MAS02 : Reticle Exposure and Development-
Revision Date: 12/30/87
Document Title: MAS02.DAT
Location: VAXD Account: 635dept2 Directory: 0PI..IB
Op. Step Data Eiescri.pt ion :
Lot #
Step #
Operator
Date
From Process Sheet: Paper Tape Name:
Work Space Size:
Dark Surround
Reversal Processing
Film Plate Size
Flash Intensity
X Origin
Y Origin
Project #
Machine Model #
Machine Settinqs
Value Units
L880930
5
JEC9681
881018 YYMMDD
MAREKD IF F.MAN
4000X4000
Y [Y./N]
N [Y/N]
3X3 [inches]
u
0
Photo lith Masks Log Book
Holder #
Focus Setting
Plate Label
Regular Development Times
Reversal Processing Times
072-01 -1R
Develop
Stop
Fix
Rinse
Develop
Rinse
B 1 e a c h
P";inse
Clear
Rinse
Expose
Develop
Stop
Fix
Rinse
1 [min.
2 [min.
2 [min.
[min .
[m i n .
[min .
[min.
[min .
[min.
[min,
[min.
[min,
[min.
[min,
[min ,
STEP6.DAT Rochester Institute of Tecr noioc /
Microelectron ;.c Engineering
MAS03: Photorepeating mask and test die step- it.
Revision Date-: 09/26/88
Document Title: MA >3.DAT
Location: VAxD Account: 635dept2 Directory: DPI. IB
Op. Step Data Description: Value Units
Lot # L880930
S t e p # 6
Operator JEC9681
Date 881128 YYMMDD
From Process Sheet: Device reticle name: 072-01- 1R
Work Space Size: 4X4
Film Plate Size 4 [inches]
Machine Model # 190537
Machine Settings Flash Intensity 5
X Origin 5
Y Grig in 5
Photolith Masks Log Book Project # 072-01-3W
Holder # 359172
Focus Setting 0
Plate Label
Regular Development Times: Develop 5[min.j
Stop 1 [min . ]
Fix 2 [min.]
Rinse 2 [min. ]
BTEP7.DAT Rochester Institute of Technology
Microelectronic Engineering
PHL01: kodak 820 Resist Coat and Exposure
Revision Date: 07/30/87
Document Title: PHL01.DAT
Location: VAXD Account: 635dept2 Directory: OPLIB
Dp. Step Data Description: Value Units
Lot # L880930
Step # 7
Operator JHG0779
Date 881130 YYMMDD
Wafers Included Device 6
Control #1
Control #2
Control. #3
Control #4
Wafer trac Dehydration Temp SOODeg. C
resist coat Bake Time 300Sec.
Adhesion Type (A) HMDS Name
Promoter Thinner (B) FREON Name
Dilution 1:2 A:B
Spin Speed 5000RPM
Time 60Sec.
Photoresist Type (A) KTI-820 Name
Thinner (B) Name
Dilution A:B
Spread Cycle Spin Speed 500RPM
5Sec.
lOOOOR'PM/sec,
5000RPM
20Sec.
90Deg. C
lOOSec.
Time
Ramp Rate
Spin Cycle Spin
Time
Speed
Prebake Temp
Time
Coat Visual Insp. Comm. (line 1) ;
( line2) :
Manual Resist Adhesion Type (A)
Coat: Pror; ter Thinner (B)
Dilut ion
Spin Speed
Time
Dry Time
Photo re- ist Type (A)
Thinner (B)
D i 1 u t ion
Spin Speed
Time
P r e Li a k. e Temp
Time
Coat Visual Insp. Comm. (line 1) :
( line:2) :
OK
Name
Name
A:B
RPM
Sec.
Sec.
Name
Name
A:B
RPM
Sec
Deq.
Sec.
Exposure Mask Number U72-01-1W
Mask Visual Insp. Comm. ( linel ) : THINNER LINES
(line2): THAN SPACES
Exposure: Aligner number 3
Measured Irradiance 3.8 mw/cm2
Desired Exposure Energy 50.0 m.j/cm2
Calc. Exposure Time 13.1 Sec.
Optimum Exposure Time 13.1Sec.
Optimum Exposure Energy 50 .0m.j/cm2
Automatic Developer
__
Type (A) ^ZX-934Name
D ev e 1 o p in en t s D i 1 u t ion 1:1 A : D I
Time 30Sec.
Post Bake: Temp 140Deg. C
Time 120m in.
Development Visual Insp. Comm. ( line.1 ) : GOOD
( line.2) :
Manual Developer Type (A) Name
Development: Dilution A:DI
Time Sec.
Post Bake: Temp Deg. C
Time min.
Development Visual. Insp. Comm. (linel):
( line2) :
Operation Yield Start Qty.
Failure 1 Desc.
Qtv.
Failure 2 Desc.
Qty.
Failure 3 Desc.
Qty.
Finish Qty.
STEP8.DAT Rochester Institute of Technology
Microelectronic Engineering
ETC01 : Control Wafer Step Etch
Revision Date: 07/19/87
Document Title: ETC01.DAT
Location: VAXD Account: 635dept2 Directory: OPLIB
Op. Step Data Description:
Lot #
Step #
Operator
Date
Wafers Included
Etch time
'Number of
Step Etch
per s t e p
Steps
Results :
Device
Control #1
Control #2
Control #3
Control #4
Time
S t e p #1 C o 1 o r
Thickness
Etch time
Step #2 Color
Thickness
Etch time
Step #3 C o lor
Thickness
Etch time
Step #4 C o lor
Thickness
Etch time
Step #5 Color
Thickness
Etch time
Step #6 Color-
Thickness
Etch time
Step #7 Color
Thickness
Etch time
Step #8 C o 1 o r
Thickness
Etch time
Step #9 Color
Thickness
Etch time
Step #HCsColor
Thickness
Etch time
Step #HColor
Thickness
Etch time
Step #1:2Color
Thickness
Etch time
Step #13Color
Thickness
Etch time
Value Units
L880930
8
JHG0779
881201 YYMMDD
0
X
SI
SI
SI
SI
0.50 [min]
12
0[Ang. ]
6. 00 [min. ]
0[Ang. ]
5. 50 [min. J
0[Ang. ]
5. 00 [min. ]
Original Oxide Thickness
Pull Dry Time Time
Averaqe Etch Rate
0[Ang. ]
4. 50 [min. ]
LT. GOLD
305 [Ang. ]
4. 00 [min. ]
516 [Ang. ]
3. 50 [min. ]
BROWN
803 [Ang. ]
3. 00 [min. ]
DK BLUE
1097 [Ang. ]
2. 50 [min. ]
BLUE
1409 [Ann. ]
2. 00 [min. ]
LT BLUE
1672 [Ang. ]
1 .50 [min. ]
YELLOW
1977[Ang.J
1 .00 [min. ]
ORAMGE
2259 [Ang. ]
0 . 50 [min. ]
VIOLET
2664 [Ang.]
0.00 [min. ]
2664 [Ang.]
5. 50 [min. J
600 [A/min]
Operation Yield
Visual Inspection Comments (l.i.ne.1 )s
( line2) :
Start Qty.
Fai lure 1
Failure 2
Failure 3
Finish Qtv.
Desc .
Qty.
Desc.
Qty.
Desc.
Qty.
OK
Ok'
STEP9.DAT Rochester Institute of Technology
Microelectronic Engineering
ETC02: Etch Until Pull Dry
Revision Date: 07/19/78
Document Title: ETC02.DAT
Location: VAXD Account: 635dept2 Directory: OPLIB
Op. Step Data Description: Value Units
Lot # L880930
Step # 9
Operator JHG0779
Date 881201 YYMMDD
Wafers Included Device 6
Control #1
Control #2
Control #3
Control #4 X
Approximate Oxide Thickness: 3000 [Ang. J
Pull Dry Time 6 [min.]
Etch Vissual Inspection (linel): OK
Comments: (line2:)
Asher: 02 Pres. 5[PSI]
Chamber Pressure 3[torr]
Flow Pate 2 [units]
Reflected Power 3[watts]
Forward Power 250 [watts]
Ash Time: Time 10 [min.]
Ash Visual Inspection (linel): CLEARED
C ornmen ts : ( 1 in e2 ) :
Operation Yield Start Qty. 7
Failure 1 Desc.
Qty.
Failure 2 Desc.
Qty-
Failure 3 Desc.
Qty.
Finish Qty.
STEP10.DAT Rochester Institute of Technology
Microelectronic Engineering
CLE02: RCA Clean
Revision Date: 07 / 15/87
Document Title: CLE02.DAT
Location: VAXD Account: 635dept.2 Directory: OPLIB
Op. Step Data Description:
Lot #
Step #
Opera t o r
Date
Wafers Included Device
Control #1
Control #2
Control #3
Control #4
Visual Inspection Comments (linel):
( line2 ) :
Operation Yield Start Qty.
F a i 1 u r e 1
Failure 2
Fail u h" a 3
Finish Qty-
Desc,
Qty.
Desc,
Qty.
Desc,
Qty-
Valu* Units
L880930
10
ERK5371
881205 YYMMDD
6
X
X
X
X
OK
10
10
STEP 11 .DAT Rochester It ;, itute of Technology
Microelec i: onic Engineering
DIF01: P-Type Diffusion - '-'iedepos.it ( 1 1 0OC , 13 min.)
Revision Date: 07/15/87
Document Title: DIF01.DAT
Location: VAXD Account: 63r.d- pt2 Directory: OPLIB
Op. Step Data Description: Value Units
Lot # L880930
Step # 11
0 p e r a t o r JHG- .
Date 881205 YYMMDD
Wafers Included Device
Control #1
Control. #2
Control #3
Control #4
X
X
X
X
6
Desired : Temperature
Time
1100[Deg. C]
13 fmin , ]
Furnace used: Tube # o
Spin on Dopant: Dopant Source Name B- 1 50
Spin Cha racteristi.es : Speed
Time
3000 [RPM]
20 [sec . ]
P r e b a k e : Temperature
Time
[Deg. C]
[min . ]
Con t roller 5 e 1 1 i.ngs : Source
Middle
Drain
600
700
625
Termocouple Readings : Source
Mi ddle
Drain
1105.0 [Dag. C]
1097.0.Leg. C]
1095.0 [Deg. C]
Gas Flow Setting: N2 7.0CLPM]
Bubbler: Variac Setting 96
Temperature Re ading 95[Deg. C]
P u 1 1 R a t e : In 12.0[in/min]
Diffusion : Time 13.0 [min. ]
2nd Gas Flow Rate: 02
N2
5.0[LPM]
2.0[LPM]
Ox idation : Time 5.0 [min. J
Pull Rate: Out 12 . 0[in/min]
Back of Wafer Oxide: C o 1 o r BL.UE
Approximate Thickness 3100 [Ang. ]
Visual Inspection Comments (linel): Oh
(line2) :
Operation Yield Start Qty.
Failure 1
F a i 1 u r e 2
Failure 3
Desc.
Qty-
Desc.
Qty.
Desc .
Qty.
10
Finish Qty. 10
STEP12.DAT R oc hi es t e r Ins t i 1 1 it e o f T e c hno 1 o gy
M i c r oe 1 e c t ron i. c Engineer ing
ETC01: Control Wafer Step Etch
Revision Date: 07/19/87
Document Title: ETC01.DAT
Location: VAXD Account: 635dept2 Directory: OPL. IB
Op. Step Data Description:
Lot #
Step #
Operator
Date
Wafers Included
Etc h 1 1 m e p e r s t
Number of Steps
Step Etch Result
ep
Device
Control #1
Control W2
Control #3
Control #4
Time
S X e p #1 Color-
Thickness
Etch time
Step #2 Color
Thickness
Etch time
Step #3 Color-
Thickness
Etch time
Step #4 Color
Thickness
Etch time
Step #5 Color
Thickness
Etch time
Step #6 Color
Thickness
Etch time
Step #7 Color
Thickness
Etch time
Step #8 C o 1 o r
Thickness
Etch time
Step #9 C o 1 o r
Thickness
Etch time
Step #1 OColor
Thickness
Etch time
Step #HColor
Thickness
Etch time
Step #1 2Color
Thickness
Etch time
Step #13Color
Thickness
Etch time
Value Units
Original Oxide Thickness
Pull Dry Time
Average Etch Rate
Time
L880930
12
JHG0779
881206 YYMMDD
X
X
[m i n J
CTRL A
2230 [Ang.]
8. 00 [min. ]
2537 [Ang.]
5. 00 [min. ]
2784 [Ang. ]
3. 00 [min. ]
3144[Ang. ]
0. 00 [min. ]
[Ang. ]
[min. ]
[Ang. ]
[m i ri . ]
CTRL C
1670 [Ang. ]
8. 00 [min. ]
1866 [Ang. ]
5. 00 [min. ]
2 128 [Ang. ]
3. 00 [min. ]
2434 [Ang. J
0.00 [min. ]
[Ang.]
[min. ]
[Ang.]
[min. J
[Ang.]
[min. ]
3200 [Ang. ]
24. 40 [min. ]
131 [A/min]
Finish Qty,
Qty,
>;
Visual Inspection Comments (linel): BAD HF
( line2) : SLOW ETCH
Operation Yield Start Qty.
Failure 1 Desc.
Qty.
Failure 2 Desc.
Qty.
Failure 3 Desc.
STEP13.DAT
\ i
Rochester Institute nf Technology
Microelectronic Engineer in g
ETC04: Paint Resist Stripes on a Step Etched Control Wafer
Revision Date: 12/29/87
Document Title: ETC04.DAT
Location: VAXD Account: 635dept2 Directory: OPLIB
Op. Step Data Descriptio?
Lot #
Step #
Operator-
Date
Wafers Included
Or '"- ration Yield
Device
Control #1
Control #2
Control #3
Control #4
Start Qty.
Failure 1
F a i 1 u re 2
Failure 3
Finish Qty,
Desc,
Qty-
Desc,
Qty.
Desc ,
Qty.
Value Units
L880930
13
KCY4853
881206 YYMMDD
STEP14.DAT Rochester Institute of Technology
Microelectronic Engineering
ETC02: Etch Until Pull Dry-
Revision Date: 07/19/78
Document Title: ETC02.DAT
Location: VAXD Account: 635dept2 Directory: OPLIB
Op. Step Data Description: Value Units
Lot # L880930
Step # 14
Operator SMS 1835
Date 881206 YYMMDD
Wafers Included Device 6
Control #1 X
Control #2 X
Control #3 X
Control #4 X
Approximate Oxide Thickness: 3200[Ang.]
Pull Dry Time 30 [min.]
Etch Vissual Inspection (linel): OK
Comments: (line2:) BAD HF
Asher: 02 Pres. 5[PSI]
Chamber Pressure 2[torr]
Flow Rate 2[units]
Reflected Power 3 [watts]
Forward Power 250[watts]
Ash Time: Time 20 [min.]
Ash Visual Inspection (linel): LOOKS
Comments: (line2): GOOD
Operation Yield Start Qty. 10
Failure 1 Desc.
Qty.
Failure 2 Desc.
Qty.
Failure 3 Desc.
Qty.
Finish Qty. 10
Rochester Institute of Technology
M ic r o e I. e c t ron i c Engineerin g
DET01: 4 Pt. Probe Testing of Diffused Layers on a Step Etched Wafer
Revision Date: 12/29/87
Document Title: DET01.DAT
Location: VAXD Account: 635dept2 Directory: OPLIB
Op. Step Data Description: Value Units
Lot # L880930
Step # 15
Operator SMS 1835
Date 881212 YYMMDD
Wafers Included Device
Control #1
Control. #2
Control #3
Control #4 D
Calculated Junction Depth
Probe Spacing
Wafer Thickness
Measurements: Step #1
Thickest-
Ox ide
Step #2
Step #3
Step #4
Step #5
Step #6
Step #7
Step #8
Step #9
Step #10
Step #11
2[uM]
0 [cm]
[ cm j
Voltage 1 [Volts]
Current 0[Amps]
RHOS 111 .9[ohms/Sg. ]
RHO 0.01 7 [ohm-cm]
Vol t a g e 1 [Volts]
Current 0[Amps]
RHOS 1 10[ohms/Sq. ]
RHO 0[ohm-cm]
Voltage 1 [Volts]
Current 0[Amps]
RHOS 103[ohms/Sq. 3
RHO 0[ohm-cm]
Voltage 1 [Volts]
Current 0[Amps]
RHOS 289[ohms/Sq. J
RHO 0[ohm-cm]
Voltage 1 [Volts]
Current 0[Amps]
RHOS 600[ohms/Sqn ]
RHO 0 [ohm- cm]
Voltage 0 [Volts]
Current 0[Amps]
RHOS 24[ohms/Sq. ]
RHO 0[ohm-cm]
Voltage 0 [Volts]
Current 0[Amps]
RHOS 28[ohms/Sq. j
RHO 0 [ohm- cm]
Voltage 0 [Volts]
Current 0[Amps]
RHOS 27[ohms/Sq. ]
RHO 0[ohm~cm]
Voltage 0 [Volts]
Current 0[Amps]
RHOS 26[ohms/Sq. ]
RHO 0 [ohm- cm]
Voltage 0 [Volts]
Current 0[Amps]
RHOS 25 [ohms/Sq. ]
RHO 0[ohm-cm]
Voltage 0 [Volts]
Thinest
Oxide
Step #12
Step at which diffusion penetrated ox id*
Operation Yield Start Qty.
Fail u i" e 1
1 a i 1 u re 2
F a i 1 u r e 3
Finish Qty.
L-ur rent 0[Amps]
RHOS 25[ohms/Sq. ]
RHO O[ohm-cm]
Voltage 0 [Volts]
Current 0[Amps]
RHOS 26[ohms/Sq. ]
RHO O[ohm-cm]
. 6
1
Desc .
Qty.
Desc.
Qty.
Desc.
Qty.
R oc h i es t e r Ins 1 1 i: u t e of Technology
Microelectronic Engineering
DET02: 4 Pt. Probe Testing of a Diffused Layer or a Control Wafer
Revision Date: 12/29/87
Document Title: DET02.DAT
Location: VAXD Account: 635dept2 Directory: QPLIB
Op. Step Data Description: Value Units
Lot # L880930
Step # 16
Operator SMS1835
Date 881207 YYMMDD
Wafers Included Device
Control #1 A
Control #2 B
Control #3 C
Control #4
Calculated Junction Depth 2[uM]
Probe S p a. c in g 0 [cm 3
Wafer Thickness [cm3
Measurements: Location #1 Voltage 1 [Volts 3
0 [Amps 3
114[ohms/Sq.]
0[ohm-cm]
:i u Voltage 1 [Volts]
0 [Amps]
1 14 [ohms/Sq. 3
0 [ohm- cm]
L o c a t i on #3 V o 1 1 a.ge 1 [ V o 1 1s ]
0[Amps]
117[ohms/Sq. J
0 [ohm- cm]
<,,, ,-
, .
* :i Voltage 1 [Volts]
0[Amps]
118[ohms/Sq. ]
0[ ohm- cm ]
Location #5 Voltage 1 [Volts
0 [Amps]
125[ohms/Sq.J
0[ ohm- cm ]
Operation Yield Start Qty. 3
F a. i 1 u r e 1
Failure 2
Failure 3
Finish Qty,
Current
RHOS
RHO
l
Current
RHOS
RHO
olt
Current
RHOS
RHO
Current
RHOS
RHO
Current
RHOS
RHO
Desc.
Qty.
Desc.
Qtv.
Desc.
Qty-
STEP17.DAT Rochester Institute of Technology
Microelectronic Engineering
GRV01 : Groove and Stain for Junction Depth Measurement-
Rev is ion Date: 05/13/88
Document Title: GRV01.DAT
Location: VAXD Account: 635dept2 Directory: OPLIB
Op. Step Data Description; Value Units
Lot # L880930
Step # 1"?
Operator FJSEMC
Date 881213 YYMMr.D
Wafers Included Device
Control #1
Control #2
Control #3
Control #4 C
Groove: Wafer #
G r ove Time 30 [se c ]
Stain: Stain Type SAFETY-3
Stain Time 5[sec]
Rinse Time 5[sec]
Inferometry: Light Source SODIUM
Wavelength 600[nM]
Number of Fringes Right of Junction 5
Left of Junction O
J unc t ion De p t h 1 . 5 [ uM ]
Visual Inspection Comments (linel): O.K.
( line2) :
Operation Yield Start Qty. 1
Failure 1 Desc.
Qty.
Failure 2 Desc.
Qty.
F a i 1 u r e '"'< Des c .
Qty,
Finish Gtv
STEP 18. DAT Rochester Institute nf Technolooy
Microelectronic Engineering
CLE02: RCA Clean
Revision Date: 07 / 15 / 87
Documer.t Title: CLE02.DAT
Location: VAXD Account: 635dept2 Directory: 0PLJ3
Op. Step Data Description: Value Units
Lot # L880980
Step # 18
Operator KKH0573
Date 881213 YYMMDD
Wafers Included Device 9
Control #1
Control #2
Control #3
Control #4
Visual. Inspection Comments (linel): O.K.
( line2 ) :
Operation Yield Start Qty. 9
Failure 1 Desc.
Qty.
Failure 2 Desc.
Qtv .
Failure 3 Desc.
Qty,
Finish Qty
STEP19.DAT Rochester Institute of Technology
Microelectronic Engineering
0X104: Wet Ox: ide
Revision Date: 12/09/87
Document Title: 0XI04.DAT
Location: VAXD Account: 635dept2 Directory: OPLIB
Op. Step Data Description:
Lot #
Step #
Operator
Date
Wafers Included
Desired:
Furnace used:
Controller settings:
Thermocouple Readings:
Bubbler:
Gas Flow Settings:
Oxidation Time:
Pull Rates:
Lot Oxide color
Odd Colored Wafers:
Value Units
E llipsometer
Measuremen!
L880930
19
SMS1835
881214 YYMMDD
Devi ce 6
Control #1. A
Control #2 B
Control
Control
#3
:r>4
C
Thicknes c-' 9400 [Ang. ]
Temper a t ire 11 00 [Deg. C]
Time 120 [min. ]
Tube # 13
Sou r c e 568
Middle
Drain
693
536
Source
Middle
11 09. 9 [Deg. C3
11 08. 4 [Deg. C3
Drain 11 09. 2 [Deg. C]
V a r i a c Eiett:Lng 98
Temperat
02
N2
ure Reading 95 [Deg. C]
5[LPM]
2[LPM]
Time 120 [min. ]
In 12 [in/min]
Out-
Color
12 [in/min]
BLUE/GREEN
Approximate Thickness 7200 [Ang. ]
Wafer #
Col o r
Approximate Thick ness 7020 [Ang. J
Wafer #
Color
Approximate Thick ness 7000 [Ang. J
Wafer #
Color
Approx imate Thick:ness 7 100 [Ang. ]
Wafer #
PI
Al
P2
A2
[Deg. ]
[Deg. ]
[Deg. ]
[Deg. ]
Delta
Psi
XOX 7039.0 [Ang. ]
Wafer #
PI
Al
P2
A2
Delta
[Deg.]
[Deg. ]
[Deg. ]
[Deg.]
Psi
XOX 7044 [Ang. ]
V a s >.. i ? 1 In --, pb r t i on C om n ten ts ( 1 i nel):
( 1 i n e2 ) :
Finish Qty.
Qtv,
USED NANOSPEC
Operation Yield Start Qty. 9
Failure I Desc.
Qty.
Failure 2 Desc.
Qty.
Failure 3 Desc.
STEP20.DAT Rochester Institute of Technology
Microelectronic Engineering
MAS01 : Paper Tape Punching of MANN File
Revision Date: 12/29/87
Document Title: MAS01 .DAT
Location: VAXD Account: 635dept2 Directory: OPLIB
Op. Step Data Description:
Lot #
Step #
Operator
Date
F ilename :
New Filename:
Undersized Exp.
Neg. Exp. Deleted
Value Units
L880930
20
JEC9681
881018 YYMMDD
MAREKOXIDE.MAN
STEP21 .DAT Rochf -ter Institute o- Technology
Microelectronic n-.]ineerin :i
MAS02 : Reticle E x r ns ui-e and Dev e 1 1 :> p en t
Revision Date: 12,. K> '87
Document Title: MAE '2. DAT
Location: VAXD Ace .H.mt: 635dept2 directory: OPLIB
Op. Step Data Description:
Lot #
Step #
0 p e r a t o r
Date
From Process Sheet: Paper Tape Name:
W o r k S p a c e Size:
Dark Surround
Reversal Processing
Film Plate Size
Flash Intensity
X Origin
Y Origin
P r o .j e c t #
Machine Model #
Machine Settings
Photo lith Masks Log Book
Holder #
Focus Setting
Plate Label.
Regular Development Time
Reversal Processing Time?
Develop
Stop
Fix
Rinse
Develop
Rinse
B 1 e a. c h
Rinse
Clear
R i i' - s e
Expose
Develop
S t o p
Fix
Rinse
Value Units
L880930
21
JEC9681
881018 YYMMDD
MAREKOXIDE.MAN
4000X4000
Y [Y./N]
N [Y/N]
3X3 [inches]
U
0
072-02- 1R
1 [min. ]
2 [min. ]
2 [min. ]
[min . ]
[min. ]
[min . 3
[min. ]
[min. ]
[min. ]
[min. ]
[min. ]
[min . ]
[min. ]
[min . ]
[min. ]
STEP22.DAT Rochester Institute of Technology
M ic r oe lect ron ic Engines ring
MAS03: Photorepeating mask and test die step-in
Revision Date: 09/26/38
Document Title: MAS03.DAT
Location: VAXD Account: 635clept? Directory: OPLiii
Op. Step Data Description: Value Units
Lot # L880930
Step # 22
Operator JHG0779
Date 881209 YYMMDD
From Process Sheet: Device reticle name: 072-02- 1R
Work Space Size: 4X4
Film Plate Size 4 [inches]
Machine Model # 190537
Machine Settings Flash Intensity 5
X Origin 5
Y Origin 5
Photolith Masks Log Book Pro.-ject # 072-02-1R
Holder # 359172
Focus Setting 0
Plate L a b e 1
Regular Development Times: Develop 5 [min.]
Stop 1 [min. ]
Fix 2 [min.]
Rinse 2 [min.]
1
STEP23.DAT Rochester Institute of Technology
Microelectronic E ri g in e e r in g
PHL01: Kodak 820 Resist Coat and Exposure
Revision Date: 07/30/87
Document Title: PHL01.DAT
Location: VAXD Account: 635dept2 Directory: OPLIB
Op. Step Data Description: Value Units
Lot # L880830
Step # 23
Operator JHG0779
Date 881220 YYMMDD
Wafers Included Device 6
Control #1
Control #2
Control #3
Control #4
Wafer trac Dehydration Temp Deg. C
resist coat Bake Time Sec.
Adhesion Type (A) Name
Promoter Thinner (B) Name
Dilution A:B
Spin Speed RPM
Time Sec.
Photoresist Type (A) Name
Thinner (B) Name
Dilution A:B
Spread Cycle Spin Speed RPM
Time Sec ,
Ramp Rate RPM/sec
Spin Cycle Spin Speed RPM
Time Sec .
Prebake Temp Deg. C
Time Sec.
Coat Visual Insp. Comm. (linel) :
(line:2) ;
M a.n u a 1 R es is t A dhes i nn Type (A) HMDS Name
C o a t : Prom ote r Thinner (B) FREON Name
Dilution 1 : 2 A:B
Spin Speed 5000RPM
Time 30Sec.
Dry Time 60Sec .
Photoresist Type (A) KT I - -820 Name
Thinner (B) Name
Dilution A:B
Spin Speed 5000RPM
Time 30Sec .
Prebake Temp B6Deg. C
Time ISOOSec.
Coat V isua 1 I nsp . Comm . ( 1 ine 1 ) : OK
I line2) :
Exposure Mask Number 072-02-2W
Mask: Visual Insp. Comm. (linel) : OK
( line2) :
Exposure: Aligner number
r~\ m _ . . / r~>
Measured Irradiance
Desired Exposure Energy
Calc. Exposure Time
Optimum Exposure Time
Optimum Exposure Energy
Automatic Developer Type (A)
o . cj mw/cm^
50, , 0 m.j/crn2
13.2Sec.
13.0Sec.
49.4m.j/cm2
Name
lJeveiopiment : Dilution ArDI
Time Sec.
P os t B a k e : Temp D eg . C
Time min.
Development Visual Insp. Comm. (linel):
( line2) :
Manual Developer Type (A) ZX-934 Name
Development: Dilution 1:1 A:DI
Time 30Sec.
Post Bake: Temp 140Deg. C
Time 30m in.
Development Visual Insp. Comm. (linel): OK SLIGHT
(line2): SCUMMING
Operation Yield Start Qty. 6
Failure 1 Desc.
Qty.
Failure 2 Desc.
Qty.
Failure 3 Desc.
Finish Qty,
Qty,
STEP24.DAT Rochester Institute of Technology
Microelectronic Enq i nee r i ng
ETC02: Etch Until Pull Dry
Revision Date: 07/19/78
Document Title: ETC02.DAT
Location: VAXD Account: 635dept2 Directory: OPLIB
Op. Step Data Descriptions Value Units-
Lot # L880930
Step # 24
Operator JHG0779
Date 881221 YYMMDD
Wafers Included Device
Control #1 X
Control #2
Control #3 X
Control #4
Approximate Oxide Thickness
Pull Dry Time
Etch Vissual Inspection (linel):
Comment?
Asher :
Ash Time:
Ash Visual Inspection
Comments :
Operation Yield
: 7200 [Ang. ]
12 [min. ]
( ) : AS,:C ETCH
( line2: ) RATES SAME
02 Pres. [PSI]
Chamber Pressure [torr]
Flow Rate [units]
Reflected Power [watts]
Forward Power- [watts]
Time [min . ]
( linel ) :
( line2 )':
Start Qty. f~y
Failure 1 Desc.
Qty.
F a. i 1 u r e 2 Desc.
Qty.
Failure 3 Desc.
Qty-
Finish Qty.
STEP25.DAT Rochester Institute of Technology
Microelectronic Engineering
ETC03: Diff., Thin Ox., or CC. Oxide Etch
Revision Date: 07/19/78
Document Title: ETC03.DAT
Location: VAXD Account: 635dept2 Directory: OPLIB
Op. Step Data Description: Value Units
Lot # L880930
Step # 25
0 p e r a t o r JHG0779
Date 881221 YYMMDD
Wafers Included Device 6
Control. #1
Control #2
Control #3
Control #4
Previous Pull Dry Time 12 . 0[min . j
Actual Etch Time 11.3[min.]
Etch Visual Inspection ( linel l : GOOD
Comments: ( line2) :
Asher: 02 Pres. 5 [PSI]
Chamber Pressure 2[torr]
Flow Rate 2[units]
Reflected Power 3 [watts]
Forward Power 250 [watt?]
Ash Time: Time 10 [min.]
Ash Visual Inspection (linel): GOOD
Comments; (line2):
Operation "Yield Start Qty. 6
Failure 1 Desc.
Qty.
Failure 2 Desc.
Qty.
Failure 3 Desc.
Qty-
Finish Qty,
STFP26.DAT Rochester Institute of Technology
Mic roe lect runic Eng ineer ing
RCA Clean
Revision Date: 07 / 15 / 87
Doc umen t Title: CLEO2 .DAT
Location: VAXD Account: 635dept2 Directory: OPLIB
Op. Step Data Description: Value Units
Lot # L880930
Step # 26
Operator JHG0779
Date 881222 YYMMDD
Wafer- Included Device 6
Control. #1 X
Control #2 X
Control #3 X
Control #4 X
Visual Inspection C,:^ui-=.nts (linel): 0l
( 1 ine2 ) :
Operation Yield Start Qty. 10
Failure 1 Desc.
Qty,
Failure 2 Desc.
Qty.
Failure 3 Desc.
Qty.
Finish Qty. 10
Rochester Institute of Technology
Microelectronic Engineering
0X105: Dry Oxide and Anneal
Revision Date: 02/15/89
Document Title: 0XI05.DAT
Location: VAXD Account: 635dept2 Directory: OPLIB
Op. Step Data Description:
Lot #
Step #
0 p e r a t o r
Date
Wafers Included Device
Control #1
Control #2
Control #3
Control #4
Control #5
Desired: Thickness
Temperature
Time
Temperature
Time
Tube #
Anne a 1
Furnace used:
Oxidation Controller settings;
Thermocouple Readings i
Gas F 1 ow S e t tings:
Oxidation Time:
Pull Rates:
Time
I n
Out-
Anneal Controller settinqs:
l>
Thermocouple Readings;
Gas Flow Settings:
Source
Middle
Drain
Source
Middle
Drain
02
N2
Source
Middle
D r a i n
Source
Middle
D r a i n
02
N2
L o t Oxide color
N anos p e c M eas u remen ts
Color
Wafer #
Thickness
Wafer #
Thickness
Wafer #
Thickness
Visual Inspection Comments (linel):
( line2) :
Operation Yield Start Qty.
Failure 1
F a i 1 u r e 2
Desc ,
Qty.
Desc ,
Qty-
Value
L880930
27
JHG0779
881222
3/3
700A
700A
1 200A
1200A
Units
YYMMDD
]
C]
]
C]
J
C]
C]
C]
700/ 1200 [min.
1000 [Deg.
60/145 [min,
1000 [Deg.
20 [min.
13
568
536
1002 [Deg,
1001 [Deg,
998 [Deg.
8[LPM]
[LPM]
60/145 [min. ]
12 [ in/min]
12[in/min]
568
595
536
1002 [Deg. C]
.1001 [Deg. C]
998 [Deg. C]
0[LPM]
S[LPM]
TAN/BLUE
712 [Ang. ]
5
1001 [Ang. ]
708 [Ang. ]
A
AVG=
709/1018
10
Failure 3
Finish Qty.
Desc.
Qty.
10
STFP28.DAT Rochester Institute of Technology
M i c r o e 1 e c t r on i c Engineering
MAS01 Paper Tape Punching of MANN File
Revision Date: 12/29/87
Document Title: MAS01.DAT
Location: VAXD Account: 635dept2 Directory: OPLIB
Op. Step Data Description: Value Units
Lot #
Step #
Operator
Date
F ilename :
New Filename:
Undersized Exp.
Neg. Exp. Deleted
YYMMDD
STEP29.DAT R o c hester I ns t i t u t e of Techn t > 1 og y
Microel ectroni c Engineering
MAS02 : Reticle Exposure and Development
Revision Date: 12/30/87
Document Title: MAS02.DAT
Location: VAXD Account: 635dept2 Directory: OPLIB
Op. Step Data Description:
Lot #
Step #
Operator
Date
From Process Sheet: Paper Tape Names
Work Space Size:
Dark Surround
Reversal. Proces -- iT">g
Film Plate Size
Machine Model #
Machine Settings Fl
Y L
Photclith Mas is Log Book
Holds - *l
Focus E tting
Platf Lab .-1
Re q j 1 a r D * v e . o pm e r1 1 T im ; s :
Reversal Processing Times:
sh Intensity
rig in
r igin
P r o .j e c #
D e </ e 1 o r.
Stop
Fix
Rinse
Devel op
Rinse
Bleach
Rinse
Clear
Rinse
Expose
Develop
Stop
Fix
Rinse
Value Ur its
L830930
29
JEC96 91
881019 N MMDD
MAREKX.MA J
4X4
Y [Y'N]
N [v/fJ]
3X3 [inches]
U
0
072
D
1 [min. 3
2 [min. ]
2 [min. ]
[min. ]
[min. ]
[min. ]
[m in . ]
[min. ]
[min. ]
[min ]
[min. 3
[rf'in ]
[min 3
[min . ]
[min 3
STEP30.DAT Rochester Institute of Technology
Microelectronic Engineering
MAS03: Photorepeating mask and test die step-in
Revision Date: 09/26/88
Document Title: MAS03.DAT
Location: VAXD Account: 635clept2 Directory: OPLIB
Op. Step Data Description: Value Units
Lot # L880930
Step # 30
Operator JHG0779
Date 890111 YYMMDD
From Process Sheet: Device reticle name: 072
Work Space Size: 4X4
Film Plate Size 4 [inches 3
Machine Model # 190537
Machine Settings Flash Intensity 5
X Origin 5
Y Origin 5
Photolith Masks Log Book: Project # 072-03-3W
Holder # 359172
Focus Setting 0
Plate Label 072-03-3W
Regular Development Times: Develop 2[min.]
Stop 1 [min. ]
Fix 2 [min.]
Rinse 2 [min. ]
3
STEP31.DAT Rochester Institute of Technology
Microelectron ic Engineering
PHL01: Kodak 820 Resist Coat and Exposure
Revision Date: 07/30/87
Document Title: PHL01.DAT
Location: VAXD Account: 635dept2 Directory: OPLIB
Op. Step Data Description: Value Units
Lot # L830930
Step # 31
Operator JHG0779
Date 890112 YYMMDD
Wafers Included Device 6
Control #1
Control #2
Control #3
Control #4
Wafer trac Dehydration Temp Deg. C
resist coat Bake Time Sec.
Adhesion Type (A) Name
Promoter Thinner (B) Name
Dilution A:B
Spin Speed RPM
Time Sec.
Photoresist Type (A) Name
Thinner (B) Name
Dilution A:B
Spread Cycle Spin Speed RPM
Time Sec.
R a.m p R a t e RPM/s ec ,
Spin Cycle Spin Speed RPM
Time Sec.
Prebake Temp Deg. C
Time Sec.
Coat Visual Insp. Comm. (linel):
( line2) :
Manual Resist Adhesion Type (A) HMDS Name
Coat: Promoter Thinner (B) FREON Name
Dilution 1:2 A:B
Spin Speed 5000RPM
Time 30Sec.
Dry Time 60Sec.
Photoresist Type (A) KTI-820 Name
Thinner (B) Name
Dilution A:B
Spin Speed 5000RPM
Time 30Sec.
Prebake Temp 84Deg. C
Time 30Sec.
Coat Visual Insp. Comm. (linel): OK
( line2) :
Exposure Mask Number 072-03-3W
Mask Visual Insp. Comm. (linel): SLIGHTLY HIGH
(line2) : DENSITY IN CC
Exposure: Aligner number 3
Measured Irradiance 3.6 mw/cm2
Desired Exposure Energy 55.0 m.j/cm2
Calc. Exposure Time 15.3Sec.
Optimum Exposure Time IS.OSec.
Optimum Exposure Energy 54.0m.j/cm2
Automatic Developer Type (A) ZX-934 Name
Time 30Sec.
Pos t B a k e : T em p 1 40Deg. C
Time 120m in.
Development Visual Insp. Comm. (linel): SLIGHTLY
(line.2): UNDEREXPOSED
Manual Developer Type (A) Name
Development: Dilution A:DI
Time Sec.
Post Bake: Temp Deg. C
Time min.
Development Visual Insp. Comm. (linel):
( line2) :
Operation Yield Start Qty. 6
Failure 1 Desc. REWORKED
Qty. ONCE-
Failure 2 Desc. POOR MASK
Qty.
Failure 3 Desc.
Qty.
Finish Qty. 6
t '^'..'JM.fr*-
.. ;,
STEP32.DAT Rochester Institute of Technology
Microelectronic Engineering
ETC01 : Control Wafer Step Etch
Revision Date: 07/19/87
Document T i t le : ETCO 1 . DAT
Location: VAXEi Account: 635dept2 Eli rectory: OPLIB
Dp. Step Data Description Value Units
Lot #
Step #
0 p e r a t o r
Date
Wafers Inc 1 ud e d
Etch time per step
Number of c. teps
Step Etch E.esults:
Devic e
Control #1
Control #2
Control #3
Control #4
Time
Step #1 Color
Thickness
Etch time
Step #2 Color
Thickness
Etch time
Step #3 Color
Thickness
Etch time
Step #4 Color
Thickness
Etch time
Step #5 Color
Thickness
Etch time
Step #6 Color
Thickness
Etch time
Step #7 Color
Thickness
Etch time
Step #8 Color
Thickness
Etch time
Step #9 Color
Thickness
Etch time
Step #1OColor
Thickness
Etch time
Step #HColor
Thickness
Etch time
Step #1 2Color
Thickness
Etch time
Step #13Color
Thickness
Etch time
L880930
32
SMS 1835
89012'.'
YVMMDD
0
X
X
10s [min]
Original Oxide Thickness
Pull Dry Time Time
Average Etch Rate
Nanospi c
704/10; 2C^g. ]
0. < [min. ]
301/6C I [Ang. ]
10s [min. 3
159/4' 2 [Ang.]
20s [min. ]
< 100/' 02 [Ang. J
30s [min. ]
M 3 [Ang. ]
40s [min. 3
1 -Tirg. J
50s [min, ]
<100 [Ang. ]
1 , ( 0[rnin. ]
[Ang. ]
[min. ]
[Ang. ]
[m i n . 3
[Ang. 3
[min. 3
[Ang. ]
[min. ]
[Ang.]
[min. ]
[Ang. ]
[min. 3
704/ 101 2 [Ang. 3
0.5/1 . 0[min. 1
1 400/ 100 [A /min]
Vis u a 1 Inspect i on C omm en ts ( 1 in e 1 ) :
( line.2) :
Operation Yield Start Qty.
Failure 1
F a i 1 li r e 2
F a i 1 u r e 3
Finish Qty.
Desc ,
Qty.
Desc ,
Qty.
Desc,
Qty.
A/C
=,TEP3..i.DAT Rochester Institute of Technology
Microelectronic Engineering
ETC03: Diff., Thin Ox., or CC. Oxide Etch
Revision Date: 07/19/78
Document Title: ETC03.DAT
Location: VAx'D Account: 635dept2 Directory: OPLIB
Op. Step Data Description: Value Units
Lot # L880930
Step # 33
Operator SMS1835
Date 890120 YYMMDD
Wafers Included Device 6
Control. #1
Control #?.
Control #3
Control #4
Previous Pull Dry Time
Actual Etch Tims
Etch Visual Inspection
Comments :
Asher :
Ash Time:
Ash Visual Inspection
Comments i
Operation Yield
1 . 0[min. J
1 . 2 [m in.]
( linel "i ; OK
( line2) :
02 Pres. 5 [PSI]
Chamber Pr . p.ssure 3[torr]
Flow Rate 2 [units]
Reflected P ower 5 [watts]
Forward Power 250[watts]
Time 15 [min. ]
( linel ) : #4 RESIST
( line.2 ) : SPOT
Start Qty. 6
Failure 1 Desc .
Qty-
Failure 2 Desc .
Qty.
Failure 3 Desc .
Qty.
Finish Qty.
STEP34.DAT Rochester Institute of Technology
Microelectronic Engineering
ETC02: Etch Until Pull Dry
Revision Date: 07/19/78
Document Title: ETC02.DAT
Location: VAXD Account: 635dept2 Directory: OPLIB
Op. Step Data Description:
Lot #
Step #
Dper a tor
Date
Wafers Included Device
Control #1
Control #2
Control #3
Control #4
Approximate Oxide Thickress;
Pull Dry Time
Etch Vissual Inspection (linel):
Comments : ( 1 ine2 : )
Value Units
Ashen
Ash Time:
Ash Visual Inspection
Comments-
Operation Yield
02 Pre- .
Chamber Pressure
Plow Rate
Reflected Power-
Forward Power-
Time
( linel ) :
(line.2) :
Start Qty.
F a i 1 u r a 1
Failure 2
F a i 1 u e 3
F in ish Qty ,
Desc ,
Qty.
Desc,
Qty-
Desc ,
Qty.
L880930
34
SMS 1835
890123 YYMMDD
A
B
C
9400 [Ang. ]
12 [min. ]
GOOD
NANOSPEC < 1 00A
[PSI]
[tcrr]
[units]
[watts]
[watts]
[min . ]
Rochester Institute of Technology
Microel ectronic Engineering
DET02: 4 Pt. Probe Testing of a Diffused Layer on a Control Wafer-
Revision Date: 12/29/87
Document Title: DET02.
DAT-
Location: VAXD Account: 635dept2 Directory: OPLIB
Op. Step Data Description: Value Units
Lot # L880930
Step # 35
Operator JHG0779
Date 890130 YYMMDD
Wafers Included Device
Control #1 X
Control #2 X
Control #3 X (data)
Control #4
Calculated Junction Depth [uM]
Probe Spacing ~2 [cm]
Wafer Thickness 0[cm]
Measurements: Location #1 Voltage 0[Volts]
Current 0[Amps]
RHOS 0[ohrr,s/Sq.3
RHO 37 [ohm- cm ]
Location #2 Voltage 0[Volts]
Current 0[Amps]
RHOS 0[ohms/Sq.]
RHO 36 [ohm- cm]
Location #3 Voltage 0[Volts]
Current 0[Amps]
RHOS O[ohms/Sq.]
RHO 36 [ohm- cm]
Location #4 Voltage 0 [Volts]
Current 0[Amps]
RHOS 0[ohms/Sq.J
RHO 38 [ohm- cm]
Location #5 Voltage 0[Volts]
Current 0[Amps]
RHOS O[ohms/Sq.]
RHO 36 [ohm- cm]
Operation YieJd Start Qty. 0
Failure 1 Desc. 3
Qty.
Failure 2 Desc.
Qty.
Failure 3 Desc.
Qty,
Finish Qty
STEP36.DAT Rochester Institute of Technology
Microelectronic Engineering
CLE02: RCA Clean
Revision Date: 07 / 15 / 87
Document Title: CLE02.DAT
Location; VAXD Account: 635dept2 Directory: OPLIB
Op. Step Data Description: Value Units
Lot # L880930
Step # 36
Operator SMS 1835
Date 890
11'
3 YYMMDD
Wafers Included Device 6
Control #1
Control #2
Control #3
Control #4
Visual Inspection Comments (linel):
( line2 ) :
Operation Yield Start Qty.
F a i 1 lj r e 1
Fail u re 2
Failure 3
Finish Qty-
look goo
Desc. 6
Qty-
Desc .
Qty.
Desc .
Qty.
STEP3 " . DAT R oc : , a -- x e ' I n '- t i 1 1 1 1 a o <
'
ec h r , c 1 r . i y
f"icroe]ecrronic Encjir.eerir g
MET01 : METALL I ZAT ION
Revision Date : 3/22/88
Document Title; MsrTOl
Location: VA>D Accnu-its 635dept2 Directory: OPLIE"
Op. Step Da-! a Description; Value Units
Lot # L880930
Step * 37
Opera'
.or JHG0779
Date 890130 YYMMDD
Wafers Included Device 6
Control #1
Control #2
Control #3
Control #4
Nur>< ier of pellets used 3
Weight of pellet #1 1 [grams]
Weight of pellet #2 [grams]
Evaporator NRC
CVC X
High vacuum pressure 3, 0e-05[torr ]
Visual Inspection Comments (linel): O.K. -Two
( line2 ) : Runs
Operation Yield Start Qty. 6
Failure 1 Desc.
Qty .
Failure 2 Desc.
Qty.
Failure 3 Desc.
Qty.
Finish Qty,
STEP38.DAT Rochester Institute of Technology
Microelectronic Engineering
MASO 1 Paper Tape Punching of MANN File
Revision Date: 12/29/87
Document Title: MASO 1 . DAT
Location: VAXD Account: 635dept2 Directory; OPLIB
Op. Step Data Description: Value Units
Lot #
Step #
Operator-
Date
F ilenarne ;
New Filename:
Undersized Exp.
Neg. Exp. Deleted
L880930
38
JEC9681
881019 YYMMDD
MAREKPOL Y.MAN
STEP39.DAT Rochester Institute of Technology
Microel ectronic Engineering
MAS02: Reticle Exposure and Development
Revision Date: 12/30/87
Document Title: MAS02.DAT
Location: VAXD Account: 635dept2 Directory: OPLIB
Op. Step Data Description: Value Units
Lot #
Step #
0pe r a t o r
Date
From Process Sheet:
M a c h i n e Model #
Machine Settings
Photo lith Masks Log Book
Holder #
Focus Setting
Plate Label
Regular Development Times
Reversal Processing Time?
Paper T a.pe Name:
W o r k S p a. c e Size:
Dark Surround
Reversal Processing
Film Plate Size
F 1 ash I nt ens ity
X Origin
Y Origin
Project #
Develop
Stop
Fix
Rinse
Develop
Rinse
Bleach
Rinse
Clear
Rinse
Expose
Deve lop
Stop
Fix
Rinse
YYMMDD
[Y/N]
[Y/N]
[inches]
[min .]
[min -j
[min .]
[min
[min . ]
[min ]
[min .]
[m i n - 3
[min . ]
[min . 3
[min .]
[min .3
[min - ]
[m in . 3
[min . ]
STEP40.DAT Rochester Institute of Technology
Microelectronic Engineering
MAS03: Photorepeating mask and test die step-in
Revision Date: 09/26/88
Document Title; MAS03.DAT
Location: VAXD Account: 635dept2 Directory: OPLIB
Op. Step Data Description: Value Units
Lot #
Step #
Operator
Date YYMMDD
From Process Sheet: Device reticle name:
Work Space Size:
Film Plate Size [inches/
Machine Model #
M a c h i n e S e 1 1 in gs F 1 as h I n t ens i ty
X Origin
Y Origin
Photolith Masks Log Book Project #
Holder #
Focus Setting
Plate Label
Regular Development Times: Develop [min.]
Stop [min.]
Fix [min. ]
Rinse [min. ]
STEP41 .DAT Rochester Institute of Technology
M icroelectronic Engineering
phlo; Kodak 820 Resist Coat and Exposure for Metal Patterning
Revision Date: 03/23/88
Document Title: PHL02.DAT
Location; VAXD Account: 635dept2 Directory: OPLIB
Op. Step Data Description; Value Units
Lot #
Step #
0 p e r a t o r
Date
Wafers Included
Wafer trac
resist
coat-
Device
Control #1
Control #2
Control #3
Control #4
Dehydration
Bake
Adhesion
Promoter
Photoresi:
Spread Cycle
Coat Visual
Manual Res is-
Coat
Ramp)
Spin C
P r e b a k e
Insp. Cornm.
c I e
( linel )
( line2)
Adhesion
promoter
Dry
Photoresist
Coat Visual
Exposure Mai
Mask Visual
Exposure:
Prebake
Insp. Comm.
;k
Insp, C omm ,
L880930
41
JHG7709
890201 YYMMDD
6
Temp
Time
Type (A)
Thinner (B)
Dilution
Spin Speed
Time
Type (A)
Thinner (B)
Dilution
Spin Speed
Time
Ra t e
Spin Speed
Time
Temp
Time
Type (A)
Thinner (B)
Ei i 1 u t ion
Spin .Speed
Time
Time
Type (A)
Thinner (B)
Dilution
Spin Speed
Time
Temp
Time
( linel ) :
( line2) :
Number
( linel ) :
( line2) :
Aligner number
Measured I r radiance
Desired Exposure Energy
Calc. Exposure Time
Optimum Exposure Time
Optimum Exposure Energy
lOODeq. C
lOOSec.
HMDS Name
FREON Name
1:3 A:B
5000RPM
60Sec.
KODAK ZXName
Name
A:B
500RPM
30Sec .
lOOOORPM/sec
5000RPM
30Sec.
90Deg. C
lOOSec.
ruck in#3 preha
may have longer time
Name
Name
A:B
RPM
Sec ,
Sec.
Name
Name
A:B
RPM
Sec.
Deq. C
RIT 071-04-2W
OK
'
Automatic Developer Type (A)
3 . 60mw/ cm2
40m."j/crri2
11 . ISec.
12.5Sec.
45m:j/cm2
ZX-934 Name
Development; Dilution 1:1 A:DT
Time 30Sec.
Post Bake; Temp 140Deg. C
Time 120m in.
Development Visual Insp. Comm. (linel): hillocks, metal grainy
(line2): #3 reworked
Manual Developer Type (A) Name
Development: Dilution A:DI
Time Sec.
Post Bake: Temp Deg. C
Time min.
Development Visual Insp. Comm. (linel):
( line2) :
Operation Yield Start Qty. 6
Failure 1 Desc.
Qty-
Failure 2 Desc.
Qty.
Failure 3 Desc.
Qty -
Finish Qty. 6
STEP42.DAT Rochester Institute of Technology
Microelectronic Engineering
HOLD: Interrupt for Customer Operations
Revision Date: 08-12-88
Document Title: HOLD.dat
Location: VAXD Account: 635dept2 Directory: OPLIB
Op. Step Data Description;
Lot #
Step #
0p e r a to r
Date
Wafers Included Device
Control #1
Control #2
Control #3
Control #4
Value Units
YYMMDD
Visual Inspection Comments (linel)
(line2)
Operation Yield Start Qty.
Failure 1
Failure 2
Failure 3
Finish Qty
Desc,
Qty.
Eiesc ,
Qty.
Desc ,
Qty.
STEP43.DAT Rochester Institute of Technology
Microelectronic Engineering
ETC05; Aluminum Etch for Patterning
Revision Date: 03/23/88
Document Title; ETCH05.DAT
Location: VAXD Account: 635dept2 Directory; OPLIB
Op. Step Data Description: Value Units-
Lot #
Step #
Operator
Date YYMMDD
Wafers Included Device
Control #1
Control #2
Control #3
Control #4
Etch: Time [min. J
Temperature [Deg. C]
DI soak [min. J
DI rinse [min. ]
Etch Visual Inspection (line 1)
(line 2)
Asher; 02 Pres. [PSI]
Chamber Pressure [torr]
Flow Rate [units]
Reflected Power [watts]
Forward Power [watts]
Ash Time: Time [min.]
Ash Visual Inspection (line 1)
(line 2)
Operation Yield Start Qty.
Failure 1 Desc .
Qty.
Failure 2 Desc .
Qty-
Failure 3 Desc .
Qtv.
Finish Qty,
STEP44.DAT Rochester Institute of Technology
Microelectronic Engineering
ETC05: Aluminum Etch for Patterning
Revision Date: 03/23/88
Document Title: ETCH05.DAT
Location: VAXD Account: 635dept2 Directory: OPLIB
Op. Step Data Description: Value Units
Lot #
Step #
Operator
Date YYMMDD
Wafers Included Device
Control #1
Control #2
Control #3
Control #4
Etch: Time [min. ]
Temperature [Eieg. C3
DI soak [min. 3
DI rinse [min. 3
Ftch Visual Inspection (line 1)
(line 2)
Asher; 02 Pres. [PSI 3
Chamber Pressure [torr]
Flow Rata [units 3
Reflected Power [watts 3
Forward Power [watts]
Ash T im e ; T im e [min.]
Ash Visual Inspection (line 1)
( line 2)
Operation Yield Start Qty.
Failure 1 Desc.
Qty.
Fail u re 2 Desc .
Qty.
Failure 3 Desc.
Qty.
Finish Qty.
STEP45.DAT Rochester Institute of Technology
Microelectronic Engineering
MET01: METALLIZATION
Revision Date: 3/22/88
Document Title: MET01
Location: VAXD Account: 635dept2 Directory: OPLIB
Op. Step Data Description: Value Units
Lot #
Step #
Opera tor-
Date YYMMDD
Wafers Included Device
Control #1
Control #2
Control #3
Control #4
Number of pellets used
Weight of pellet #1 [grams 3
Weight of pellet #2 [grams]
Evaporator NRC
CVC
High vacuum pressure [torr]
Visual Inspection Comments (linel):
( line2) :
Operation Yield Start Qty.
Failure 1 Desc.
Qty.
Failure 2 Desc.
Qty.
Failure 3 Desc.
Qty.
Finish Qty.
STEP46.DA"
oche ~ ter Ins t i t u te of Technology
Micr'ielec-; rciic Engineering
HOLD; Interrupt for Customer Operations
Revision Dare: 08-12-86
Document Title: HOLD. da t
Location: VAXD Account; 635dept2 Directory: OPLIB
Op . 6 tep D a. t a Descrip t i on ; Value Units
Lot #
Step #
Operator
Date
Wafers Included Device
Control #1
Control #2
Control #3
Control #4
YYMMDD
V is u ?1 I r . s d . : c t i on C omm en ts (linel)
(line2)
Operation Yield Start Qty.
Failure 1 Desc
Qty.
Failure 2 Eiesc
Qty.
F a i lure 3 Desc
Qtv.
Finish Qtv.
STEP47.DAT Rochester Institute of Technology
Microelectronic Engineering
ETC07: Resist Removal
Revision Date: 08-12-88
Document Title: ETCH07.DAT
Location; VAXD Account: 635dept2 Directory: OPLIB
Op. Step Data Description: Value Units
Lot #
Step #
Operator
Date YYMMDD
Wafers Included Device
Control #1
Control #2
Control #3
Control #4
Asher: 02 Pres. [PSI]
Chamber Pressure [torr]
Flow Rate [units]
Reflected Power [watts]
Forward Power [watts]
Ash Time: Time [min.]
Ash Visual Inspection (line 1)
( line 2 )
Operation Yield Start Qty.
Failure 1 Desc.
Qty.
Failure 2 Desc.
Qty.
Failure 3 Desc.
Qty.
Finish Qty,
STEP48.DAT R o c h as t e r I ns i i t u t e o f Technology
Microelectronic Engineering
MAS01 Paper Tape Punching of MANN File
Revision Date: 12/29/87
Document Title: MAS01.DAT
Location: VAXD Account: 635dept2 Directory: OPLIB
Op. Step E'.ftta Description:
Lot #
Step #
Operator
D a t e
Filename :
New Filename:
LInde rs ized E x p .
Neg. Exp. Deleted
Value Unit'
L830930
48
JEC9681
881019 YYMMDD
MAREKMETAL.MAN
STEP49.DAT Rochester Institute of Technology
Microelectronic Engineering
MAS02: Reticle Exposure and Development
Revision Date: 12/30/87
Document Title: MAS02.DAT
Location: VAXD Account: 635dept2 Directory: OPLIB
Op. Step Data Description:
Lot #
Step #
Operator
Date
From Process Sheet- Paper Tape Name:
Work Space Size:
Dark. Surround
Reversal Processing
Film Plate Size
F lash I ntens i ty
X Origin
Y Origin
Project #
Mac h in e M odel #
Machine Setti.nqs
Photolith Masks Log Book:
Holder #
Focus Setting
Plate Label
Regular Development Times:
Reversal Processing Times:
Develop
Stop
Fix-
Rinse
Develop
Rinse
B 1 e a c h
Rinse
Clear
Rinse
Expose
Develop
S t o p
Fix
Rinse
Value Units
L8809:30
49
CARLC
890!530 YYMMDD
MarekiTietal . p6
4x4
N [Y/N]
Y [Y/N 3
3>:3 [ inch<es ]
300002
M5 . 0
0
0
1
072
300002
[min . ]
[min . ]
[min. ]
10 [min. ]
2 [min . ]
5 [min. ]
1 [min. ]
5 [min. ]
1 [min. ]
3 [min. ]
3 [min . ]
1 [min. ]
2 [min. ]
2 [min. ]
[min. ]
STEP50.DAT Rochester Institute of Technology
Microelectronic Engineering
MAS03 : Photorepeating mask and test die step- in
Revision Date: 09/26/88
Document Title; MAS03.DAT
Location; vhXEi Account: 635dept2 Directory; OPLIB
Op. Step Data Descri.pt ion;
Lot #
Step #
0p e r a t o r
Date
From Process Sheet:
Machine Model #
Machine Settings
Photo lith Masks Log Book:
Holder #
Focus Setting
Plate Label.
Regular Development Times
Device reticle name:
Work: Space Size:
Film Plate Size
Flash Intensity
X Origin
Y Origin
Project #
Develop
S t o p
Fix
Rinse
Value Units
YYMMDD
[inches]
[min. ]
[min. ]
[min. ]
[min. j
BTEP51 .DAT Rochester Institute of Technology
M i c r o e 1ectron i. c Eng ine e r in g
PHL02: Kodak 820 Resist Coat and Exposure for Metal Patterning
Revision Date: 03/23/88
Document Title: PHL02.DAT
Location: VAXD Account: 635dept2 Eii rectory: OPLIB
Op. Step Data Description: Value Units
Lot # L880930
Step # 51
Operator CARLC
Date 89060 1 Y
'
- h iDD
Wafers Included Device 6
Control #1
Control *2
Control #3
Control #4
Wafer trac Dehydration Temp NONE Deg. C
r es i.s t c o a t B a i a Time FAST Se c .
Adhesion Type (A) HMDS Name
Promoter Thinner (B) FREON Name
Dilution 1:@ A:B
Spin Speed 5000RPM
Time 60Sec.
Photoresist Type (A) KTI-920 Name
Thinner (B) 920 thinName
Dilution 1:1 A:B
Spread Cycle Spin Speed 500RPM
Time 5Sec.
Ramp Ra t e 1 0000RPM/s e c
Spin Cycle Spin Speed 5000RPM
Time 20S*c.
Prebake Temp vODeg. C
Time lOOSec.
Coat Visual Insp. Comm. (linel):
( line2) :
Manual Resist Adhesion Type (A) Name
Coat: Promoter
Thinner- (B) Name
Dilution A;B
Spin Speed RPM
Time Sec.
Dry Time Sec.
Photoresist Type (A) Name
Thinner (B) Name
Dilution A:B
Spin Speed RPM
Time *=ec.
Prebake Temp Deg- C
Time Sec.
C o a t Visual I ns p . C omm . (linel):
( line2) :
Exposure Mask Number
Mask. Visual Insp. Comm. (linel):
(line2):
Exposure: Aligner number
f3n<n^
Measured Irradiance 3 . U.jmw./ ciiu
Desired Exposure Energy 55mj/cm2
Calc. Exposure Time lB.OSec.
Optimum Exposure Time Sec.
Optimum Exposure Energy m.n/cm2
J r,~ ,,i -,-- Tvne ( A i ZX-934 Name
Automatic Developer
iypt.. im,
D ev a 1 opmen t ; D i 1 u t i o r,
Time
Post Bak a : Temp
Time
Development Visual Insp. Comm. (linel):
( line2) :
Manual Developer Type (A)
Development : Dilution
Time
Post Bake; Temp
Time
Development Visual Insp. Comm. (linel):
( l.ine.2) :
Operation Yield Start Qty.
Failure 1
Failure 2
Failure 3
Finish Qty.
Desc,
Qty.
Desc,
Qty.
Desc,
Qty.
1:1 AsDI
30Sec.
140Deg. C
120m in .
Name
A:DI
Sec.
Deg. C
min.
Device 1 has missing pat
Will be used for etch ti
6
6
STEP52.DAT Rochester Institute of Technology
Microelectronic Engineering
ETC05: Aluminum Etch for Patterning
Revision Date: 03/23/88
Document Title: ETCH05.DAT
Location: VAXD Account: 635dept2 Directory: OPLIB
Op. Step Data Description: Value Units
Lot # L880930
Step # 52
Operator CARLC
Date ', 890601 YYMMDD
Wafers Included Device 6
Control #1
Control #2
Control #3
Control #4
Etch: Time "1.25 mi [min. J
Temperature 60[Deg, C]
Eil soak 2 [min. ]
DI rinse 2 [min. ]
Etch Visual Inspection (line 1) Many wafers have metal
(line 2) misaligned, #5 looks bt
Asher: 02 Pres. 5 [PSI 3
Chamber Pressure 0[torr]
Flow Fate 2 [units]
Reflected Power 3 [watts]
Forwa-c. Power 280[watts]
Ash Time; Time 10 [min. J
Ash Visual Inspection (line 1)
( lint .,.')
Operation Yield Star- Qty. 6
Failure 1 Desc.
Qty-
Failure 2 Desc.
Qty-
Failure. 3 Desc.
Qty.
Finish Qty. 6
Rochester Institute of Technology
M ic roe lect ron ic Eng inee r ing
SIN01: Wafer Sinter
Revision Date: 03/23/88
Document Title: SIN01.DAT
Location: VAXD Account: 635dept2 Directory: OPLIB
Op. Step Data Description: Value. Units
Lot # LP 30930
Step # 53
Operator CARLC
Date 390602 YYMMDD
Wafers Included Device 6
Control #1
Control #2
Control #3
Control #4
Desired: Temperature 450[Deg. C]
Time 15 [min.]
Furnace used: Tube # ^
Controller settings: Source 600
Middle 50
Drain 550
Thermocouple Readinqs : Source 440.0[Deg. C]
Middle 437.0 [Deg. C]
Drain 402.0[Deg. C]
Gas Flow Settings: H2N2 7[LPM]
Sinter Time Time 15[min.]
Pull Rates; In 12 [in/min]
Out 12 [in/min]
Visual. Inspection Comments (linel):
( l.ine-2) :
Operation Yield Start Qty. 6
Failure 1 Desc.
Qty.
F a ilure 2 Des c .
Qty.
Failure 3 Desc.
Qty.
Finish Qty.
STEP54.DAT Rochester Institute of Technology
M icroelectronic Engineering
BPV01: Groove and Stain for Junction Depth Measurement
Revision Date: 05/13/88
Document Title: GRVC.T.DAT
Location; VAXD Account: 635dept2 Directory: OPLIB
Or;. Step Data Description: Value Units
Lot # L880930
Step # 54
Ope r ;vo r- CARLC
Date 880602 YYMMDD
Wafers Included Device
Control #1
Control #2 C
Control #3
Control #4
Groove; Wafer # -
Grove Time 30[sec]
Stain? Stain Type 1
Stain Time 5 [sec]
Rinse Time 30 [sec]
I nf e romet ry : L i ght Sou r ce
Wavelength [nM]
Number of Fringes Right of Junction 11
Left of Junction 11
Junction Depth 3.3[uM]
Visual Inspection Comments (linel);
( line2) :
P".--ratior, Yield Start Qty. 1
Failure 1 Desc.
Qty.
Failure 2 Desc.
Qty.
Failure 3 Desc.
Qty,
Finish Qty-
APPENDIX D
SUPREM simulation program listings
*** STANFORD UNIVERSITY PROCESS ENGINEERING MODELS PROGRAM ***
*** VERSION 0-05 ***
1.... TITLE DIFFUSION CROSS-SECTIONAL CUT SIMULATION FOR CCD
2 GRID DYSI=0.01, DPTH=1.0, YMAX = 4.0
3 SUBS 0RNT=100, ELEM=P, C0NC-1.0E15
4 COMM
5 PRINT HEADER=Y
6 COMM
7 COMM SET UP THE PLOT OUTPUT
8 COMM
9 PLOT TOTL =Y, WIND =3.0, NDEC=7.0
10 COMM
11 COMM DO THE DIFFUSION MASK OXIDE GROWTH
12 COMM
13. ...STEP TYPE=OXID, TIME =45.0, TEMP=1100. TRTE =0.0, MODL =WETO
14 COMM
15 COMM ETCH THE OXIDE WHERE THE DIFFUSIONS WILL BE
16 COMM
17 PRINT HEADER = N
18 PLOT TOTL =N, IDIV = N
19.... STEP TYPE=ETCH, TEMP=23.0
20 PRINT HEADER = Y
21 PLOT TOTL =Y
22 COMM
23 COMM DO THE DIFFUSION INTO THE SILICON
24 COMM
25 STEP TYPE-PDEP, ELEM=B. TIME=13, TEMP=1100, TRTE =0.0, MODL =MBOO
2fi COMM
11 COMM DO A SHORT OXIDE GROWTH TO HELP REMOVE THE BORON SKIN
28 COMM
29 STEP TYPE=OXID, TIME =20.0, TEMP=1100, TRTE =0.0. MODL=WETO
30 COMM
31 COMM ETCH THE OXIDE GROWN AT THE END OF THE DIFFUSION STEP
32 COMM
33 PRINT HEADER = N
34 PLOT TOTL =N, IDIV =N
35 STEP TYPE = ETCH, TEMP =23.0
36 PRINT HEADER = Y
37. . . .PLOT TOTL =Y
38 COMM
39 COMM RE-GROW THE THICK FIELD OXIDE OVER THE DIFFUSION
40 COMM
41 STEP TYPE=OXID, TIME=120.0, TEMP = 1100, TRTE =0.0, MODL =WETO
42 COMM
43 COMM LEAVE THE REGROWN OXIDE ON TO FIND THE FIELD OXIDE THICKNESS AF
44 COMM THE THIN GATE OXIDATION
45 COMM
46 COMM DO THE GATE OXIDE IN DRY 02 (NOTE THIS WILL GIVE THE ENHANCED
47 COMM FIELD OXIDE THICKNESS OVER THE DIFFUSION)
48 COMM
49 STEP TYPE =0XID. TIME=45.0, TEMP=1100, TRTE =0.0, MODL =DRYO
50 COMM
51 COMM DO A DRIVE IN, IN A NEUTRAL AMBIENT FOR THE LENGTH OF TIME
52 COMM THAT WAS USED FOR THE SINTER
53 COMM
54 STEP TYPE =0XID, TIME=15.0, TEMP=450, TRTE =0.0, MODL =NITO
BLL-i_. .COMJ*
DIFFUSION CROSS-SECTIONAL CUT SIMULATION FOR CCD
STEP 1
OXIDATION IN WET OXYGEN
TOTAL STEP TIME = 45.0 MINUTES
INITIAL TEMPERATURE = 1100.00 DEGREES C.
OXIDE THICKNESS = 0.4941 MICRONS
LINEAR OXIDE GROWTH RATE = 4.073207E-02 MICRONS/MINUTE
PARABOLIC OXIDE GROWTH RATE = 7.425639E-03 MICRONS* 2/MINUTE
OXIDE GROWTH PRESSURE = 0.842105 ATMOSPHERES
I OXIDE
I DIFFUSION
I COEFFICIENT
I SILICON I I
I DIFFUSION I SEGREGATION I
I COEFFICIENT I COEFFICIENT I
SURFACE I
TRANSPORT
COEFFICIENT I
PHOSPHORUS I 6.49938E-06 I J-53300E-03 I 10.000
SURFACE CONCENTRATION = - 1 . 560356E+ 15 AT0MS/CM*3
JUNCTION DEPTH I SHEET RESISTANCE
1
I 12763.5 OHMS/SQUARE
4.47014E-02 I
NET ACTIVE CONCENTRATION
OXIDE CHARGE = 9.289495E+09 IS 2.32 % OF TOTAL
SILICON CHARGE = 3.902599E+11 IS 97.7 % OF TOTAL
TOTAL CHARGE = 3.995493E+11 IS 99.9 % OF INITIAL
INITIAL CHARGE = 4.000000E+11
CHEMICAL CONCENTRATION OF PHOSPHORUS
OXIDE CHARGE = 9.289495E+09 IS 2.32 % OF TOTAL
SILICON CHARGE = 3.902599E+11 IS 97-7 % OF TOTAL
TOTAL CHARGE = 3.995493E+11 IS 99.9 % OF INITIAL
INITIAL CHARGE = 4 .OOOOOOE+ll
DIFFUSION CROSS-SECTIONAL CUT SIMULATION FOR CCD
DEPTH
(UM)
:
-0.49
0.00
1.00
2.00
3.00
I STEP = 1 TIME = 45.0 MINUTES.
I CONCENTRATION (LOG ATOMS/CC)
4 15 16 17 18 19 20 21
1*1 I I I I I I
1*1 I I I I I I
1*1 I I I I I I
1*1 I I I I I I
1*1 I I I I I I
1*1 I I I I I I
1*1 I I I I I I
1*1 I I I I I I
1*1 I I I I I I
II*IIIIII
I 1*1 I I I I I
I 1*1 I I I I I
* I I I I I I
I II
* I I I I I I
I* II
* I I I I I I
I II
I*IIIIII
I* I I I I I I
I I I I I I I
I* I I I I I I
* II
I* I I I I I I
II
I* I I I I I I
I I I I I I I
I*IIIIII
I IIIIII
I* I I I I I 1
I I I I I I I
I* I I I I I 1
I I I I I I 1
III 1
I* I I I I I 1
*llllll
I IIII1I
I * I I I I I
I * I I I I 1 '
I 1T
I * I I I 1 "'
II 1 1
I II
II I1
4.00
DIFFUSION CROSS-SECTIONAL CUT SIMULATION FOR CCD
STEP * 3
GASEOUS PREDEPOSITION
TOTAL STEP TIME = 13.0 MINUTES
INITIAL TEMPERATURE = 1100.00 DEGREES C.
OXIDE THICKNESS = O.OOOOE+OO MICRONS
PREDEPOSITION IMPURITY = BORON
GAS CONC. AT INTERFACE = 4.589442E+20 ATOMS/CC
I OXIDE I SILICON I I SURFACE I
I DIFFUSION I DIFFUSION I SEGREGATION I TRANSPORT
I COEFFICIENT I COEFFICIENT I COEFFICIENT I COEFFICIENT I
PHOSPHORUS I 6.49938E-06 I 1.53300E-03 I 10.000
BORON I 2.09718E-07 I 8.90334E-04 I 0.66145
SURFACE CONCENTRATION = 4.479263E+20 AT0MS/CMA3
JUNCTION DEPTH I SHEET RESISTANCE
I 4.47014E-02 I
I 1.0000 I
1.37561 MICRONS I
I
4.62183
20866.7
OHMS/SQUARE
OHMS/SQUARE
NET ACTIVE CONCENTRATION
OXIDE CHARGE =
SILICON CHARGE =
TOTAL CHARGE =
INITIAL CHARGE =
O.OOOOOOE+00
2.687966E+16
2.687966E+16
3.902599E+11
IS O.OOOE+OO % OF TOTAL
IS 100. % OF TOTAL
IS 6.888E+06 % OF INITIAL
CHEMICAL CONCENTRATION OF PHOSPHORUS
OXIDE CHARGE
SILICON CHARGE
TOTAL CHARGE
INITIAL CHARGE
O.OOOOOOE+00 IS
3.725663E+11 IS
3.725663E+11 IS
3.902599E+11
O.OOOE+OO % OF TOTAL
100. * OF TOTAL
95.5 % OF INITIAL
CHEMICAL CONCENTRATION OF BORON
OXIDE CHARGE
SILICON CHARGE
TOTAL CHARGE
INITIAL CHARGE
O.OOOOOOE+00 IS
2.687955E+16 IS
2.687955E+16 IS
O.OOOOOOE+00
O.OOOE+OO % OF TOTAL
100. % OF TOTAL
O.OOOE+OO % OF INITIAL
DIFFUSION CROSS-SECTIONAL CUT SIMULATION FOR CCD
I STEP = 3 TIME = 13.0 MINUTES.
I CONCENTRATION (LOG ATOMS/CC)
4 15 16 17 18 19 20 21
IIIIIIII
!
IIIIIIIj
!
IIIIIII
I
IIIIIII!
I
IIIIIII
I I I I I I 1*1
I I I I I I 1*1
I I I I I I 1*1
I I I I I I 1*1
I I I I I I 1*1
I I I I I I 1*1
I I I I I I 1*1
I I I I I I 1*1
I I I I I I * I
II I II I* II
I I I 1*1 I I I
111* 111
1*1 I I I I I I
I* II
* I I I I I I
I I I I I I I
III
I*II I
I IIIIII
I* I I I I I I
* II
I III I
I* I I I I I I
I I I I I I I
I* I I I I I I
III
I* I I I I I I
I IIIIII
*
I IIIIII
I*IIIIII
I* I I I I I I
I IIII
I I I
I IIII
4.00
DIFFUSION CROSS-SECTIONAL CUT SIMULATION FOR CCD
STEP 4
OXIDATION IN WET OXYGEN
TOTAL STEP TIME = 20.0 MINUTES
INITIAL TEMPERATURE = 1100.00 DEGREES C
OXIDE THICKNESS = 0.3269 MICRONS
LINEAR OXIDE GROWTH RATE
PARABOLIC OXIDE GROWTH RATE
OXIDE GROWTH PRESSURE
4.709229E-02 MICRONS/MINUTE
7.481146E-03 MICRONS* 2/MINUTE
0.842105 ATMOSPHERES
I OXIDE I SILICON I
I DIFFUSION I DIFFUSION I
I COEFFICIENT I COEFFICIENT I
I SURFACE I
SEGREGATION I TRANSPORT
COEFFICIENT I COEFFICIENT I
PHOSPHORUS I 6.49938E-06 I 1.53300E-03 I 10.000
BORON I 2.09718E-07 I 1.23523E-03 I 0.66145
SURFACE CONCENTRATION = 1.296209E+20 AT0MS/CM*3
JUNCTION DEPTH I SHEET RESISTANCE
I 4.47014E-02 I
I 1.31133E-02 I
2.20066 MICRONS I
I
6.86061
35935.3
OHMS/SQUARE
OHMS/SQUARE
NET ACTIVE CONCENTRATION
OXIDE CHARGE
SILICON CHARGE
TOTAL CHARGE
INITIAL CHARGE
8.731785E+15
1 .750352E+16
2.623531E+16
2.687966E+16
IS 33.3
IS 66.7
IS 97.6
% OF TOTAL
% OF TOTAL
% OF INITIAL
CHEMICAL CONCENTRATION OF PHOSPHORUS
OXIDE CHARGE
SILICON CHARGE
TOTAL CHARGE
INITIAL CHARGE
4. 173704E+09 IS 1.12 % OF TOTAL
3.682658E+11 IS 98.9 % OF TOTAL
3.724394E+11 IS 100. % OF INITIAL
3.725663E+11
CHEMICAL CONCENTRATION OF BORON
OXIDE CHARGE
SILICON CHARGE
TOTAL CHARGE
INITIAL CHARGE
8.731789E+15 IS 33.3 % OF TOTAL
1 .750361E+16 IS 66.7 % OF TOTAL
2.623540E+16 IS 97.6 % OF INITIAL
2.687955E+16
DIFFUSION CROSS-SECTIONAL CUT SIMULATION FOR CCD
I STEP = 4 TIME = 20.0 MINUTES.
I CONCENTRATION (LOG ATOMS/CC)
4 15 16 17 18 19 20 21
1 ~s I I I I 1*1
I I I I I I 1*1
I I I I I I 1*1
I I I I I I 1*1
I I I I I I 1*1
I I I I I I 1*1
I I I I I I 1*1
I I 1 I I I 1*1
I I I I I I 1*1
I I I I I I 1*1
II II* I
I I I I I I 1*1
I I I I I I 1*1
I I I I I I 1*1
I I I I I I 1*1
I I I I I I 1*1
I I II I* I
I I I I I I 1*1
IIIIII*II
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I 1*1 I I
I I I I 1*1 I I
I I I 1*1 I I I
I 1*1 I I I I I
1*1 I I I I I I
I I I I I I I
I* I I I I I I
I I I I I I I
II
I*III I
I* I I I I I I
I IIIIII
I* I I I I I I
* II
I III I
II
IIIII I
II
IIIII I
II
4.00
DIFFUSION CROSS-SECTIONAL CUT SIMULATION FOR CCD
STEP * 6
OXIDATION IN WET OXYGEN
TOTAL STEP TIME = 120.0 MINUTES
INITIAL TEMPERATURE = 1100.00 DEGREES C
OXIDE THICKNESS = 0.8602 MICRONS
LINEAR OXIDE GROWTH RATE
PARABOLIC OXIDE GROWTH RATE
OXIDE GROWTH PRESSURE
3.848284E-02 MICRONS/MINUTE
7.468164E-03 MICR0NSA2/MINUTE
0.842105 ATMOSPHERES
I OXIDE I SILICON I I
I DIFFUSION I DIFFUSION I SEGREGATION I
I COEFFICIENT I COEFFICIENT I COEFFICIENT I
SURFACE I
TRANSPORT
COEFFICIENT I
PHOSPHORUS I 6.49938E-06 I 1.53300E-03 I 10.000
BORON I 2.09718E-07 I 1.23523E-03 I 0.66145
SURFACE CONCENTRATION = 3.827102E+19 AT0MS/CMA3
JUNCTION DEPTH I SHEET RESISTANCE
1
I 12.3740 OHMS/SQUARE
I 4.47014E-02 I
I 1.31133E-02 I
NET ACTIVE CONCENTRATION
OXIDE CHARGE = 8.097104E+15 IS 46.8
SILICON CHARGE = 9.200190E+15 IS 53.2
TOTAL CHARGE = 1.729730E+16 IS 98.8
INITIAL CHARGE = 1.750352E+16
% OF TOTAL
% OF TOTAL
56 OF INITIAL
CHEMICAL CONCENTRATION OF PHOSPHORUS
OXIDE CHARGE =
SILICON CHARGE =
TOTAL CHARGE =
INITIAL CHARGE =
1 .709695E+10
3.502704E+11
3.673674E+11
3.682658E+11
IS 4.65 % OF TOTAL
IS 95.3 % OF TOTAL
IS 99.8 % OF INITIAL
CHEMICAL CONCENTRATION OF BORON
OXIDE CHARGE = 8.097121E+15 IS 46 ,8 % OF TOTAL
SILICON CHARGE = 9.200542E+15 IS 53. 2 % OF TOTAL
TOTAL CHARGE = 1 .729766E+16 IS 98 .8 % OF INITIAL
INITIAL CHARGE = 1 .750361E+16
IONAL CUT SIMULATION FOR CCD
DEPTH
(UM)
;
-0.86
0.00
1.00
2.00
3.00
I STEP = 6 TIME = 120.0 MINUTES.
I CONCENTRATION (LOG ATOMS/CC)
4 15 16 17 18 19 20 21
I I I I i I 1*1
I I I I I I 1*1
I I I I I I 1*1
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
T T I I I 1*1 I
II II I* II
TTlII*III
T T I I 1*1 I I
T T I I 1*1 I I
T T I I 1*1 I I
1 1 I 1*1 I I I
4.00
DIFFUSION CROSS-SECTIONAL CUT SIMULATION FOR CCD
STEP 7
OXIDATION IN DRY OXYGEN
TOTAL STEP TIME = 45.0 MINUTES
INITIAL TEMPERATURE = 1100.00 DEGREES C.
OXIDE THICKNESS = 0.8697 MICRONS
LINEAR OXIDE GROWTH RATE = 2.675364E-03 MICRONS/MINUTE
PARABOLIC OXIDE GROWTH RATE = 3.959328E-04 MICRONS* 2/MINUTE
OXIDE GROWTH PRESSURE = 1.00000 ATMOSPHERES
I OXIDE
I DIFFUSION
I COEFFICIENT
I SILICON I I
I DIFFUSION I SEGREGATION I
I COEFFICIENT I COEFFICIENT I
SURFACE I
TRANSPORT
COEFFICIENT I
PHOSPHORUS I 6.49938E-06 I 1.53300E-03 I 10.000
BORON I 2.09718E-07 I 1.23523E-03 I 0.66145
SURFACE CONCENTRATION 4.356103E+19 AT0MS/CM*3
JUNCTION DEPTH I SHEET RESISTANCE
12.4342 OHMS/SQUARE
I 4.47014E-02 I
I 1.31133E-02 I
I
I
NET ACTIVE CONCENTRATION
OXIDE CHARGE =
SILICON CHARGE =
TOTAL CHARGE =
INITIAL CHARGE =
8.165618E+15
9.126118E+15
1.729174E+16
1.729730E+16
IS 47.2 % OF TOTAL
IS 52.8 % OF TOTAL
IS 100. % OF INITIAL
CHEMICAL CONCENTRATION OF PHOSPHORUS
OXIDE CHARGE =
SILICON CHARGE =
TOTAL CHARGE =
INITIAL CHARGE =
1 .701305E+10 IS 4.63 % OF TOTAL
3.502234E+11 IS 95.4 % OF TOTAL
3.672364E+11 IS 100. % OF INITIAL
3.673674E+11
CHEMICAL CONCENTRATION OF BORON
OXIDE CHARGE = 8.165635E+15 IS 47.2 % OF TOTAL
SILICON CHARGE = 9. 126468E+15 IS 52.8 % OF TOTAL
TOTAL CHARGE = 1 .729210E+16 IS 100. % OF INITIAL
INITIAL CHARGE = 1 .729766E+16
DIFFUSION CROSS-SECTIONAL CUT SIMULATION FOR CCD
I STEP = 7 TIME = 45.0 MINUTES.
I CONCENTRATION (LOG ATOMS/CC)
4 15 16 17 18 19 20 21
I I I I I I 1*1
I I II I* I
I I I I I I 1*1
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
T I I I 1*1 I I
T I I I 1*1 I I
I I I I 1*1 I I
T T I I 1*1 I I
4.00
DIFFUSION CROSS-SECTIONAL CUT SIMULATION FOR CCD
STEP 8
NEUTRAL AMBIENT DRIVE-IN
TOTAL STEP TIME = 15.0 MINUTES
INITIAL TEMPERATURE = 450.000 DEGREES C.
OXIDE THICKNESS = 0.8697 MICRONS
I OXIDE I SILICON I I SURFACE I
I DIFFUSION I DIFFUSION I SEGREGATION I TRANSPORT
I COEFFICIENT I COEFFICIENT I COEFFICIENT I COEFFICIENT I
PHOSPHORUS I 1.84664E-17 I 7.17692E-16 I 10.000 I
BORON I 4.74435E-19 I 4.44983E-15 I 4.50259E-04 I
SURFACE CONCENTRATION = 3.678774E+16 AT0MS/CM*3
JUNCTION DEPTH I SHEET RESISTANCE
1
I 12.4630 OHMS/SQUARE
1.21707E-08 I
8.56839E-11 I
NET ACTIVE CONCENTRATTON
OXIDE CHARGE = 8.187380E+15 IS 47.3 % OF TOTAL
SILICON CHARGE = 9.104355E+15 IS 52.7 % OF TOTAL
TOTAL CHARGE = 1 .729173E+16 IS 100. % OF INITIAL
INITIAL CHARGE = 1 .729174E+16
CHEMICAL CONCENTRATION OF PHOSPHORUS
OXIDE
SILICON
TOTAL
CHARGE
CHARGE
CHARGE
=
1.
3
3,
701204E+10
.502244E+11
672364E+11
IS
IS
IS
4.63
95.4
100.
%
%
%
OF
OF
OF
TOTAL
TOTAL
INITIAL
INITIAL CHARGE = 3 .672364E+11
CHEMICAL CONCENTRATION OF BORON
OXIDE CHARGE
SILICON CHARGE
TOTAL CHARGE
INITIAL CHARGE
8.187397E+15
9.104705E+15
1.729210E+16
IS
IS
IS
47.3
52.7
100.
%
X
%
OF
OF
OF
TOTAL
TOTAL
INITIAL
1 .729210E+16
IONAL CUT SIMULATION FOR CCD
I STEP - 8 TIME = 15.0 MINUTES.
I CONCENTRATION (LOG ATOMS/CC)
4 15 16 17 18 19 20 21
I I I I I I 1*1
II II*!
I I I I I I 1*1
IIIIII*II
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I 1*1 I I
I I I I 1*1 I I
I I I I 1*1 I I
I I I I 1*1 I I
4.00
*** STANFORD UNIVERSITY PROCESS ENGINEERING MODELS PROGRAM ***
*** VERSION 0-05 ***
..TITLE GATE OXIDE CROSS-SECTIONAL CUT SIMULATION FOR CCD
..GRID DYSI=0.01r DPTH=1.0, YMAX=4.0
..SUBS 0RNT=)00, ELEM=P, C0NC=1.0E15
. .COMM
. .PRINT HEADER = Y
. .COMM
..COMM SET UP THE PLOT OUTPUT
. .COMM
..PLOT TOTL=Y, WIND=3.0, NDEC=7.0
. .COMM
..COMM DO THE DIFFUSION MASK OXIDE GROWTH
. .COMM
..STEP TYPE=OXID, TIME=45.0# TEMP=1100. TRTE=0.0, MODL=WET0
. .COMM
..COMM LEAVE THE OXIDE ON WHERE THE DIFFUSIONS WILL BE IN ORDER TO
..COMM LOOK AT THE OXIDE MASKING CAPABILITY OF THE OXIDE
. .COMM
..COMM DO THE DIFFUSION INTO THE SILICON DIOXIDE
. .COMM
..STEP TYPE=PDEP, ELEM=B, TIME=13, TEMP=1100. TRTE=0.0. MODL=MBO0
. .COMM
..COMM DO A SHORT OXIDE GROWTH TO HELP REMOVE THE BORON SKIN
. .COMM
..STEP TYPE=OXID, TIME=20.0, TEMP=1100, TRTE=0.0, MODL=WETO
. .COMM
..COMM ETCH OFF ALL THE OXIDE GROWN
. .COMM
. .PRINT HEADER=N
..PLOT TOTL=N, IDIV=N
..STEP TYPE=ETCH, TEMP=23.0
. .PRINT HEADER = Y
. .PLOT T0TL=Y
. .COMM
..COMM RE-GROW THE THICK FIELD OXIDE OVER THE AREA WHERE THE DIFFUSION
. .COMM WAS MASKED
. .COMM
..STEP TYPE=OXID, TIME=120.0, TEMP=1100, TRTE=0.0, MODL=WETO
. .COMM
..COMM ETCH THE REGROWN OXIDE TO DEFINE THE THIN GATE OXIDE REGIONS
. .COMM
. .PRINT HEADER=N
..PLOT TOTL=N, IDIV=N
..STEP TYPE=ETCH, TEMP=23.0
. .PRINT HEADER=Y
. .PLOT TOTL=Y
. . COMM
..COMM DO THE GATE OXIDE IN DRY 02
..COMM SET UP THE SPECIAL PURPOSE MODEL TO CALCULATE THE THIN GATE
..COMM OXIDE DEVICE THRESHOLD VOLTAGE.
. COMM
..COMM THE GATE MATERIAL IS ALUMINUM, THE BULK CONTACT IS ON THE BACKS
..COMM AND THE SURFACE STATE DENSITY IS 1.0E11
. COMM
..MODEL NAME=SPM1, GATE=AL, CBLK=0.0. QSSQ=1.0E11
. .COMM
57..
58. .
59. .
60. .
61.
62. .
63. .
64. .
65. .
66. .
'" J A DRIVE IN, ^ A NEUTRAL AMBIENT FOR THE LENGTH OF TIME
'WruZ lut F0R THE SINTER, ASSUME THAT THE SINTER REDUCES
.COMM THE VALUE OF THE SURFACE STATE DENSITY TO 1.0E10
.COMM
.MODEL NAME=SPM1, GATE=AL, CBLK=0.0, QSSQ=1.0E10
.COMM
.STEP TYPE=OXID, TIME=15.0, TEMP=450, TRTE=0.0 MODL=NITO, M0DL=SPMI
.COMM
.END ALL DONE
GATE OXIDE CROSS-SECTIONAL CUT SIMULATION FOR CCD
STEP * 1
OXIDATION IN WET OXYGEN
TOTAL STEP TIME = 45.0 MINUTES
INITIAL TEMPERATURE = 1100.00 DEGREES C.
OXIDE THICKNESS = 0.4941 MICRONS
LINEAR OXIDE GROWTH RATE = 4.073207E-02 MICRONS/MINUTE
PARABOLIC OXIDE GROWTH RATE = 7.425639E-03 MICRONS* 2/MINUTE
OXIDE GROWTH PRESSURE = 0.842105 ATMOSPHERES
I OXIDE I
I DIFFUSION I
I COEFFICIENT I
SILICON I
DIFFUSION I
COEFFICIENT I
SEGREGATION
COEFFICIENT
I SURFACE I
I TRANSPORT
I COEFFICIENT I
PHOSPHORUS 6.49938E-06 I 1 . 53300E-03 I 10.000 4.47014E-02 I
SURFACE CONCENTRATION = - 1 . 560356E+15 AT0MS/CM*3
JUNCTION DEPTH I SHEET RESISTANCE
1
I 12763.5 OHMS/SQUARE
NET ACTIVE CONCENTRATION
OXIDE CHARGE = 9.289495E+09 IS 2.32 % OF TOTAL
SILICON CHARGE = 3.902599E+11 IS 97.7 % OF TOTAL
TOTAL CHARGE = 3.995493E+11 IS 99.9 % OF INITIAL
INITIAL CHARGE = 4.000000E+11
CHEMICAL CONCENTRATION OF PHOSPHORUS
OXIDE CHARGE
SILICON CHARGE
TOTAL CHARGE
INITIAL CHARGE
9.289495E+09
3.902599E+11
3.995493E+11
4.000000E+11
IS 2.32 % OF TOTAL
IS 97-7 % OF TOTAL
IS 99.9 % OF INITIAL
GATE OXIDE CROSS-SECTIONAL CUT SIMULATION FOR CCD
I STEP = ] TIME = 45.0 MINUTES.
I CONCENTRATION (LOG ATOMS/CC)
4 15 16 17 18 19 20 21
1*1 I I I I T T
1*1 i ! T T J T
1*1 I I I I T T
1*1 I ! -r -r j j
1*1 I I I T T T
1*1 i J J j j j
1*1 I I I I I T
1*1 I T I I I 1
1*1 I I I I I 1
I 1*1 I I I I I
I I* I I I I I I
I 1*1 I I I I I
* I I I I I I
I I I I I I I
I* I I I I I I
II
I* I I I I I I
II
I*IIIIII
I IIIIII
* I I I I I I
I TI II
IIII
I* II
IIII
I IT II
I*IIIIII
I* I I I I I I
II
I* I I I I I I
II
I* I I I I I I
II
T*III I
I*IIIII
I IIIIII
I* I I I I I I
II
I III I
* II
I III I
II II
I II I
II II
4.00
GATE OXIDE CROSS-SECTIONAL CUT SIMULATION FOR CCD
STEP W 2
GASEOUS PREDEPOSITION
TOTAL STEP TIME = 13.0 MINUTES
INITIAL TEMPERATURE = 1100.00 DEGREES C.
OXIDE THICKNESS = 0.4941 MICRONS
PREDEPOSITION IMPURITY = BORON
GAS CONC. AT INTERFACE = 4.589442E+20 ATOMS/CC
I OXIDE I SILICON I I SURFACE I
I DIFFUSION I DIFFUSION I SEGREGATION I TRANSPORT
I COEFFICIENT I COEFFICIENT I COEFFICIENT I COEFFICIENT I
PHOSPHORUS I 6.49938E-06 I 1.53300E-03 I 10.000
BORON I 2.09718E-07 I 8.90334E-04 I 0.66145
SURFACE CONCENTRATION = - 1 . 329487E+15 AT0MS/CM*3
JUNCTION DEPTH I SHEET RESISTANCE
12760.9 OHMS/SQUARE
I 4.47014E-02 I
I 1.0000 I
I-
I
NET ACTIVE CONCENTRATION
OXIDE CHARGE =
SILICON CHARGE =
TOTAL CHARGE =
INITIAL CHARGE =
5.451628E+14
3.903404E+11
5.455532E+14
3.995493E+11
IS 99.9 % OF TOTAL
IS 7.155E-02 % OF TOTAL
IS 1.365E+05 % OF INITIAL
CHEMICAL CONCENTRATION OF PHOSPHORUS
OXIDE CHARGE
SILICON CHARGE
TOTAL CHARGE
INITIAL CHARGE
9.162672E+09
3.903404E+11
3.995031E+11
3.995493E+11
IS 2.29 % OF TOTAL
IS 97.7 % OF TOTAL
IS 100. % OF INITIAL
CHEMICAL CONCENTRATION OF BORON
OXIDE CHARGE = 5.451552E+14 IS
SILICON CHARGE = O.OOOOOOE+00 IS
TOTAL CHARGE = 5.451552E+14 IS
INITIAL CHARGE = O.OOOOOOE+00
100. % OF TOTAL
O.OOOE+OO * OF TOTAL
O.OOOE+OO % OF INITIAL
GATE OXIDE CROSS-SECTIONAL CUT SIMULATION FOR CCD
DEPTH
(UM)
-0.49
0.00
1.00
2.00
3.00
I STEP = 2 TIME = 13.0 MINUTES.
I CONCENTRATION (LOG ATOMS/CC)
4 15 16 17 18 19 20 21
I I I I 1*1 I I
I I I 1*1 I I I
I I 1*1 I I I I
I 1*1 I I I I i
*II II
1*1 I I I I I i
1*1 I I I I I i
1*1 I I I I I i
1*1 I I I I I i
II*IIIIII
II IIIIII
*TII
I*II II
TIII
I III II
* I
I III II
I*IIIIII
T*III
I IIIIII
* I I I I I I
I* II
* I I I I I I
I I I I I I I
III
I*II I
I IIIIII
*
I IIIIII
I*IIIIII
I* I I I I I I
I I I I I I I
II
I*IIIIII
I* I I I I I I
I I I I I I I
III
I*II I
III
IIII I
III
IIII I
4.00
GATE OXIDE CROSS-SECTIONAL CUT SIMULATION FOR CCD
STEP * 3
OXIDATION IN WET OXYGEN
TOTAL STEP TIME = 20.0 MINUTES
INITIAL TEMPERATURE - 1100.00 DEGREES C.
OXIDE THICKNESS = 0.6095 MICRONS
LINEAR OXIDE GROWTH RATE = 4.073207E-02 MICRONS/MINUTE
PARABOLIC OXIDE GROWTH RATE = 7.425639E-03 MICR0NS*2/MINUTE
OXIDE GROWTH PRESSURE = 0.842105 ATMOSPHERES
I OXIDE I SILICON I I SURFACE I
I DIFFUSION I DIFFUSION I SEGREGATION I TRANSPORT
I COEFFICIENT I COEFFICIENT I COEFFICIENT I COEFFICIENT I
PHOSPHORUS I 6.49938E-06 I 1.53300E-03 I 10.000
BORON I 2.09718E-07 I 1.23523E-03 I 0.66145
SURFACE CONCENTRATION = - 1 . 536353E+ 1 5 AT0MS/CM*3
JUNCTION DEPTH I SHEET RESISTANCE
1
I 12828.2 OHMS/SQUARE
I 4.47014E-02 I
I 1.31133E-02 I
NET ACTIVE CONCENTRATION
OXIDE CHARGE = 5.665591E+12 IS 93.6
SILICON CHARGE = 3.882849E+11 IS 6.41
TOTAL CHARGE = 6.053876E+12 IS 1.11
INITIAL CHARGE = 5.455532E+14
% OF TOTAL
% OF TOTAL
% OF INITIAL
CHEMICAL CONCENTRATION OF PHOSPHORUS
OXIDE CHARGE = 1.115221E+10 IS 2.79
SILICON CHARGE = 3.882849E+11 IS 97.2
TOTAL CHARGE - 3.994371E+11 IS 100.
INITIAL CHARGE = 3.995031E+11
% OF TOTAL
% OF TOTAL
% OF INITIAL
CHEMICAL CONCENTRATION OF BORON
OXIDE CHARGE =
SILICON CHARGE =
TOTAL CHARGE =
INITIAL CHARGE =
5.657719E+12 IS
O.OOOOOOE+00 IS
5.657719E+12 IS
5.451552E+14
100. % OF TOTAL
O.OOOE+OO % OF TOTAL
1.04 % OF INITIAL
GATE OXIDE CROSS-SECTIONAL CUT SIMULATION FOR CCD
I STEP = 3 TIME = 20.0 MINUTES.
I CONCENTRATION (LOG ATOMS/CC)
4 15 16 17 18 19 20 21
I I I 1*1 I I I
I 1*1 I I I i i
?II IIII
1*1 I I I I I i
1*1 I I i i i i
1*1 I I I I I I
1*1 I I I I I I
1*1 I I I I I I
1*1 I I I I I I
II*IIIIII
II IIIIII
*
I*IIIIII
I IIIIII
* I I I I I I
I II
I*IIIIII
* I I I I I I
I II
III I
I* II
TII I
I IIIII
* I
I IIIII
I*IIIIII
I IIIIII
*
I IIIIII
I* I I I I I I
II
I III I
* II
I IIIIII
I* I I I I I I
II
I III I
* II
I III I
II II
I II I
II II
4.00
GATE OXIDE CROSS-SECTIONAL CUT SIMULATION FOR CCD
STEP tt 5
OXIDATION IN WET OXYGEN
TOTAL STEP TIME = 120.0 MINUTES
INITIAL TEMPERATURE - 1100.00 DEGREES C.
OXIDE THICKNESS = 0.8572 MICRONS
LINEAR OXIDE GROWTH RATE
PARABOLIC OXIDE GROWTH RATE
OXIDE GROWTH PRESSURE
I OXIDE
I DIFFUSION
I COEFFICIENT
4.073207E-02 MICRONS/MINUTE
7.425639E-03 MICRONS* 2/MINUTE
0.842105 ATMOSPHERES
I SILICON I I SURFACE I
I DIFFUSION I SEGREGATION I TRANSPORT
I COEFFICIENT I COEFFICIENT I COEFFICIENT T
PHOSPHORUS I 6.4993BE-06 I 1.53300E-03 I 10.000
BORON I 2.09718E-07 I 1.23523E-03 I 0.66145
SURFACE CONCENTRATION = - 1 . 801042E+ 1 5 AT0MS/CM*3
JUNCTION DEPTH I SHEET RESISTANCE
1
I 13545.1 OHMS/SQUARE
I 4.47014E-02 I
I 1.31133E-02 I
NET ACTIVE CONCENTRATION
OXIDE CHARGE = 1 .960373E+10 IS 5.06 % OF TOTAL
SILICON CHARGE = 3.676806E+11 IS 94.9 % OF TOTAL
TOTAL CHARGE = 3.872843E+11 IS 99.7 % OF INITIAL
INITIAL CHARGE = 3.882849E+11
CHEMICAL CONCENTRATION OF PHOSPHORUS
OXIDE CHARGE = 1 .960373E+10 IS 5.06 % OF TOTAL
SILICON CHARGE = 3.676806E+11 IS 94.9 % OF TOTAL
TOTAL CHARGE = 3.872843E+11 IS 99.7 % OF INITIAL
INITIAL CHARGE = 3.882849E+11
CHEMICAL CONCENTRATION OF BORON
OXIDE CHARGE
SILICON CHARGE
TOTAL CHARGE
INITIAL CHARGE
O.OOOOOOE+00 IS
O.OOOOOOE+00 IS
O.OOOOOOE+00 IS
O.OOOOOOE+00
O.OOOE+OO % OF TOTAL
O.OOOE+OO % OF TOTAL
O.OOOE+OO % OF INITIAL
GATE OXIDE CROSS-SECTIONAL CUT SIMULATION FOR CCD
I STEP = 5 TIME = 120.0 MINUTES.
I CONCENTRATION (LOG ATOMS/CC)
4 15 16 17 18 19 20 21
1*1 I I I I I I
1*1 I I i i i i
1*1 I I I I I I
1*1 I I I I I I
1*1 I I I I I I
1*1 I I I I I I
1*1 I I I I I I
1*1 I I I I I I
1*1 T I I I I I
I 1*1 I I I I I
T 1*1 I I I I I
I 1*1 I I I I I
I I* I II
I III I
I * II
I III I
I*IIIII
I
I*IIIIII
TII
I IIIIII
*
I IIIIII
I*IIIIII
I IIIIII
I*IIIIII
* I I I I I I
I II
IIT I
I* I I I I I I
I I I I I I I
T*II II
I* I I I I I I
II
I* I I I I I I
I I I I I I I
4.00
GATE OXIDE CROSS-SECTIONAL CUT SIMULATION FOR CCD
STEP n 1
OXIDATION IN DRY OXYGEN
TOTAL STEP TIME = 45.0 MINUTES
INITIAL TEMPERATURE = 1100.00 DEGREES C.
OXIDE THICKNESS = 9.0804E-02 MICRONS
LINEAR OXIDE GROWTH RATE = 2.821203E-03 MICRONS/MINUTE
PARABOLIC OXIDE GROWTH RATE = 3.936359E-04 MICRONS* 2/MINUTE
OXIDE GROWTH PRESSURE = 1.00000 ATMOSPHERES
I OXIDE I
I DIFFUSION I
I COEFFICIENT I
SILICON I
DIFFUSION I
COEFFICIENT I
I SURFACE I
SEGREGATION I TRANSPORT
COEFFICIENT I COEFFICIENT I
PHOSPHORUS I 6.49938E-06 I 1.53300E-03 I 10.000
BORON I 2.09718E-07 I 1.23523E-03 I 0.66145
SURFACE CONCENTRATION - 1 . 610433E+ 1 5 AT0MS/CM*3
I 4.47014E-02 I
I 1.31133E-02 I
GATE MATERIAL = ALUMINUM SILICON UNDER GATE = N - TYPE
OXIDE THICKNESS = 908.0 ANG. CAPACITANCE/AREA = 3.80E-04 PF/UM2
THRESHOLD VOLTAGE = -1.81 VOLTS AT SURFACE STATES = l.OOE+11
JUNCTION DEPTH I
I-
SHEET RESISTANCE
13611 . 5 OHMS/SQUARE
NET ACTIVE CONCENTRATION
OXIDE CHARGE = 1 .248079E+09 IS 0.340 % OF TOTAL
SILICON CHARGE = 3.658840E+11 IS 99.7 % OF TOTAL
TOTAL CHARGE = 3.671321E+11 IS 99.9 % OF INITIAL
INITIAL CHARGE = 3.676806E+11
CHEMICAL CONCENTRATION OF PHOSPHORUS
OXIDE CHARGE
SILICON CHARGE
TOTAL CHARGE
INITIAL CHARGE
1.248079E+09
3.658840E+11
3.671321E+11
3.676806E+11
IS 0.340 36 OF TOTAL
IS 99.7 56 OF TOTAL
IS 99.9 % OF INITIAL
CHEMICAL CONCENTRATION OF BORON
OXIDE CHARGE
SILICON CHARGE
TOTAL CHARGE
INITIAL CHARGE
O.OOOOOOE+00 IS
O.OOOOOOE+00 IS
O.OOOOOOE+00 IS
O.OOOOOOE+00
O.OOOE+OO % OF TOTAL
O.OOOE+OO % OF TOTAL
O.OOOE+OO % OF INITIAL
GATE OXTDE CROSS-SECTIONAL CUT SIMULATION FOR CCD
DEPTH
(UM)
-0.09
0.00
1.00
2.00
3.00
I STEP = 7 TIME = 45.0 MINUTES.
I CONCENTRATION (LOG ATOMS/CC)
4 15 16 17 18 19 20 21
*IIIIIII
I* IIIIIII
1*1 I I I I I I
1*1 I I I I I I
1*1 I I I I I I
1*1 I I I I I I
1*1 I I I I I I
1*1 I I I I I I
I 1*1 I I I I I
I 1*1 I I I I I
I 1*1 I I I I I
I I* I I I I I I
I II II
I * II
I II II
I TIII
*II II
I IIIIII
* I I I I I I
I* II
* I I I I I I
I II
III I
I* II
III I
I II
I*IIIIII
I IIIIII
*
I IIIIII
I* I I I I I I
II
I* I I I I I I
II
I* I I I I I I
T II
IIIIII
II
IIIIII
f I I 1 I I I I
4.00
GATE OXIDE CROSS-SECTIONAL CUT SIMULATION FOR CCD
STEP 8
NEUTRAL AMRIENT DRIVE-IN
TOTAL STEP TIME = 15.0 MINUTES
INITIAL TEMPERATURE = 450.000 DEGREES C.
OXIDE THICKNESS = 9.0804E-02 MICRONS
I OXIDE I SILICON I I SURFACE I
I DIFFUSION I DIFFUSION I SEGREGATION I TRANSPORT
I COEFFICIENT I COEFFICIENT I COEFFICIENT I COEFFICIENT I
PHOSPHORUS I 1.84664E-17 I 7.17692E-16 I 10.000 I 1.21707E-08 I
BORON I 4.74435E-19 I 4.44983E-15 I 4.50259E-04 I 8.56839E-11 I
SURFACE CONCENTRATION = - 1 .616027E+15 AT0MS/CM*3
GATE MATERIAL
OXIDE THICKNESS
THRESHOLD VOLTAGE
JUNCTION DEPTH
ALUMINUM SILICON UNDER GATE = N - TYPE
908.0 ANG. CAPACITANCE/AREA = 3.80E-04 PF/UM2
-1.43 VOLTS AT SURFACE STATES = l.OOE+10
I
I
SHEET RESISTANCE
13611 .4 OHMS/SQUARE
NET ACTIVE CONCENTRATION
OXIDE CHARGE = 1 .245282E+09 IS 0.339
SILICON CHARGE = 3.658868E+11 IS 99.7
TOTAL CHARGE = 3.671321E+11 IS 100.
INITIAL CHARGE = 3.671321E+11
CHEMICAL CONCENTRATION OF PHOSPHORUS
OXIDE CHARGE = 1.245282E+09 IS 0.339
SILICON CHARGE = 3.658868E+11 IS 99.7
TOTAL CHARGE = 3.671321E+11 IS 100.
INITIAL CHARGE = 3.671321E+11
% OF TOTAL
56 OF TOTAL
% OF INITIAL
56 OF TOTAL
% OF TOTAL
% OF INITIAL
CHEMICAL CONCENTRATION OF BORON
OXIDE CHARGE
SILICON CHARGE
TOTAL CHARGE
INITIAL CHARGE
O.OOOOOOE+00 IS
O.OOOOOOE+00 IS
O.OOOOOOE+00 IS
O.OOOOOOE+00
O.OOOE+OO % OF TOTAL
O.OOOE +OO 56 OF TOTAL
O.OOOE + OO 56 OF INITIAL
GATE OXIDE CROSS-SECTIONAL CUT SIMULATION FOR CCD
I STEP = 8 TIME = 15.0 MINUTES.
I CONCENTRATION (LOG ATOMS/CC)
4 15 16 17 18 19 20 21
*IIIIIII
!* IIIIIII
1*1 I I I I I I
1*1 I I I I I I
1*1 I I I I I I
1*1 I I I I I I
1*1 I I I I I I
1*1 I I I I I I
I 1*1 I I I I I
I 1*1 I I I I I
I 1*1 I I I I I
I TII II
I II I
I* I II
I II I
I TII II
I*II I
I IIIIII
*
I TIIIII
* I I I I I I
I* II
III I
I II
*III I
I TIIII
I*IIIIII
I IIIIII
*
I IIIIII
I*IIIIII
I IIIIII
I* I I I I I I
III
IIII I
III
IIII I
III
IIII I
III
IIII I
4.00
*** STANFORD UNIVERSITY PROCESS ENGINEERING MODELS PROGRAM ***
*** VERSION 0-05 ***
..TITLE FIELD OXIDE CROSS-SECTIONAL CUT SIMULATION FOR CCD
..GRID DYSI=0.01, DPTH=1.0, YMAX=4.0
..SUBS 0RNT=100, ELEM=P, C0NC=1.0E15
. .COMM
. .PRINT HEADER = Y
. .COMM
..COMM SET UP THE PLOT OUTPUT
. .COMM
..PLOT TOTL=Y, WIND=3.0, NDEC=7.0
. .COMM
..COMM DO THE DIFFUSION MASK OXIDE GROWTH
. .COMM
..STEP TYPE=OXID, TIME=45.0, TEMP=1100, TRTE=0.0, MODL=WET0
. .COMM
..COMM LEAVE THE OXIDE ON WHERE THE DIFFUSIONS WILL BE IN ORDER TO
..COMM LOOK AT THE OXIDE MASKING CAPABILITY OF THE OXIDE
. .COMM
..COMM DO THE DIFFUSION INTO THE SILICON DIOXIDE
. .COMM
..STEP TYPE=PDEP, ELEM=B, TIME=13, TEMP=1100. TRTE=0.0, MODL=MBOO
. .COMM
..COMM DO A SHORT OXIDE GROWTH TO HELP REMOVE THE BORON SKIN
. .COMM
..STEP TYPE=OXID. TIME=20.0, TEMP=1100, TRTE=0.0, MODL=WETO
. .COMM
..COMM ETCH OFF ALL THE OXIDE GROWN
. .COMM
. .PRINT HEADER=N
. .PLOT TOTL=N, IDIV=N
..STEP TYPE=ETCH, TEMP=23.0
. .PRINT HEADER=Y
. .PLOT TOTL=Y
. .COMM
..COMM RE-GROW THE THICK FIELD OXIDE OVER THE AREA WHERE THE DIFFUSION
. .COMM WAS MASKED
. .COMM
..STEP TYPE=OXID, TIME=120.0, TEMP=1100, TRTE=0.0. MODL=WETO
. .COMM
..COMM LEAVE THE REGROWN OXIDE TO DETERMINE THE CHANGE IN THE FIELD OX
..COMM THICKNESS DURING THE THIN GATE OXIDATION
. .COMM
..COMM DO THE GATE OXIDE IN DRY 02
..COMM SET UP THE SPECIAL PURPOSE MODEL TO CALCULATE THE THICK FIELD
..COMM OXIDE DEVICE THRESHOLD VOLTAGE.
. COMM
..COMM THE GATE MATERIAL IS ALUMINUM, THE BULK CONTACT IS ON THE BACKS
..COMM AND THE SURFACE STATE DENSITY IS 1.0E11
. .COMM
..MODEL NAME=SPM1, GATE=AL, CBLK=0.0. QSSQ=1.0E11
. COMM
..STEP TYPE=OXID, TIME=45.0, TEMP=1100, TRTE=0.0, MODL=DRYO, M0DL=SPM1
COMM
'.'.COMM DO A DRIVE IN, IN A NEUTRAL AMBIENT FOR THE LENGTH OF TIME
..COMM THAT WAS USED FOR THE SINTER, ASSUME THAT THE SINTER REDUCES
..COMM THE VALUE OF THE SURFACE STATE DENSITY TO 1-0E10
ll::::comh name=spm)- ^^-^. .k.o.0, qSSO=i.oEio
E::::5SI TYPE-0,ID- ne.iS.0. p.5o. TBtE.o.o. ,,dl.to. m^SPM1
61. . . .END ALL DONE
FIELD OXIDE CROSS-SECTIONAL CUT SIMULATION FOR CCD
STEP tt 1
OXIDATION IN WET OXYGEN
TOTAL STEP TIME = 45.0 MINUTES
INITIAL TEMPERATURE = 1100.00 DEGREES C
OXIDE THICKNESS = 0.4941 MICRONS
LINEAR OXIDE GROWTH RATE
PARABOLIC OXIDE GROWTH RATE
OXIDE GROWTH PRESSURE
4.073207E-02 MICRONS/MINUTE
7.425639E-03 MICRONS* 2/MINUTE
0.842105 ATMOSPHERES
I OXIDE I SILICON I
I DIFFUSION I DIFFUSION I
I COEFFICIENT I COEFFICIENT I
I SURFACE I
SEGREGATION I TRANSPORT
COEFFICIENT I COEFFICIENT I
PHOSPHORUS I 6.49938E-06 I 1.53300E-03 I 10.000
SURFACE CONCENTRATION = - 1 . 560356E+I 5 AT0MS/CM*3
JUNCTION DEPTH I SHEET RESISTANCE
T
I 12763.5 OHMS/SQUARE
4.47014E-02 I
NET ACTIVE CONCENTRATION
OXIDE CHARGE
SILICON CHARGE
TOTAL CHARGE
INITIAL CHARGE
9 .289495E+09 IS 2.32 % OF TOTAL
3, 902599E+11 IS 97.7 56 OF TOTAL
3 .995493E+11 IS 99.9 56 OF INITIAL
4.000000E+11
CHEMICAL CONCENTRATION OF PHOSPHORUS
OXIDE CHARGE = 9.289495E+09 IS 2.32 % OF TOTAL
SILICON CHARGE = 3.902599E+11 IS 97.7 % OF TOTAL
TOTAL CHARGE = 3.995493E+11 IS 99.9 56 OF INITIAL
INITIAL CHARGE = 4.000000E+11
FIELD OXIDE CROSS-SECTIONAL CUT SIMULATION FOR CCD
I STEP = 1 TIME - 45.0 MINUTES.
I CONCENTRATION (LOG ATOMS/CC)
4 15 16 17 18 19 20 21
1*1 I I T T T T
1*1 I I T T T T
1*1 i ! T T T j
1*1 I t T T j T
1*1 i ! -r -r -r y
1*1 I T j -r j j
1*1 I T j -r -r -r
1*1 I I T T T T
1*1 I ! j -r j -r
II*IIIIII
I 1*1 I I I I I
I 1*1 I I I I I
* I I I I I I
1*111111
I * I I I I I I
II
I III I
* II
I IIIIII
*
I IIIIII
* TIII
I*III II
I
I III II
* I
I III II
I*IIIIII
I IIIIII
*
I IIIIII
I*IIIIII
I IIIIII
I*IIIIII
I IIIIII
*
I IIIIII
IIIIIIII
IIIIIIII
4.00
FIELD OXIDE CROSS-SECTIONAL CUT SIMULATION FOR CCD
STEP It 2
GASEOUS PREDEPOSITION
TOTAL STEP TIME - 13.0 MINUTES
INITIAL TEMPERATURE = 1100.00 DEGREES C.
OXIDE THICKNESS = 0.4941 MICRONS
PREDEPOSITION IMPURITY = BORON
GAS CONC. AT INTERFACE = 4.589442E+20 ATOMS/CC
I OXIDE I SILICON I I SURFACE I
I DIFFUSION J DIFFUSION I SEGREGATION I TRANSPORT
I COEFFICIENT I COEFFICIENT I COEFFICIENT I COEFFICIENT I
PHOSPHORUS I 6.49938E-06 I 1.53300E-03 I 10.000
BORON I 2.09718E-07 I 8.90334E-04 I 0.66145
SURFACE CONCENTRATION = - 1 . 329487E+ 1 5 AT0MS/CM*3
JUNCTION DEPTH I SHEET RESISTANCE
12760.9 OHMS/SQUARE
I 4.47014E-02 I
I 1.0000 I
I-
I
NET ACTIVE CONCENTRATION
OXIDE CHARGE =
SILICON CHARGE =
TOTAL CHARGE =
INITIAL CHARGE =
5.451628E+14
3.903404E+11
5.455532E+14
3.995493E+11
IS 99.9 56 OF TOTAL
IS 7.155E-02 % OF TOTAL
IS 1.365E + 05 56 OF INITIAL
CHEMICAL CONCENTRATION OF PHOSPHORUS
OXIDE CHARGE
SILICON CHARGE
TOTAL CHARGE
INITIAL CHARGE
9. 162672E+09
3.903404E+11
3.995031E+11
3.995493E+11
IS 2.29 % OF TOTAL
IS 97.7 % OF TOTAL
IS 100. S6 OF INITIAL
CHEMICAL CONCENTRATION OF BORON
OXIDE CHARGE
SILICON CHARGE
TOTAL CHARGE
INITIAL CHARGE
5.451552E+14 IS
O.OOOOOOE+00 IS
5.451552E+14 IS
O.OOOOOOE+00
100. % OF TOTAL
O.OOOE + OO 56 OF TOTAL
O.OOOE + OO 56 OF INITIAL
FIELD OXIDE CROSS-SECTIONAL CUT SIMULATION FOR CCD
I STEP = 2 TIME = 13.0 MINUTES.
I CONCENTRATION (LOG ATOMS/CC)
4 15 16 17 18 19 20 21
I I I I 1*1 I I
I I I 1*1 I I I
I I 1*1 I I I I
T 1*1 I I I I I
?II III
1*1 I I I I I I
1*1 I I I I I I
1*1 I I I I I I
1*1 I I I I I I
II*IIIIII
II IIITII
* III
I*III II
* I I I I I I
I II
III I
I* II
I IIIIII
I* I I I I I I
* II
I III I
II
I* I I I I I I
* II
I III I
II
I*IIIIII
I IIIIII
*
I IIIIII
I*IIIIII
I IIIIII
I*IIIIII
I IIIIII
*
I IIIIII
IIIIIIII
IIIIIIII
4.00
FIELD OXIDE CROSS-SECTIONAL CUT SIMULATION FOR CCD
STEP 3
OXIDATION IN WET OXYGEN
TOTAL STEP TIME = 20.0 MINUTES
INITIAL TEMPERATURE 1100.00 DEGREES C.
OXIDE THICKNESS = 0.6095 MICRONS
LINEAR OXIDE GROWTH RATE = 4.073207E-02 MICRONS/MINUTE
PARABOLIC OXIDE GROWTH RATE = 7.425639E-03 MICRONS* 2/MINUTE
OXIDE GROWTH PRESSURE 0.842105 ATMOSPHERES
T OXIDE I SILICON I
I DIFFUSION I DIFFUSION I
I COEFFICIENT I COEFFICIENT I
SEGREGATION
COEFFICIENT
I SURFACE I
I TRANSPORT
I COEFFICIENT I
PHOSPHORUS I 6.49938E-06 I 1.53300E-03 I 10.000
BORON I 2.09718E-07 I 1.23523E-03 I 0.66145
SURFACE CONCENTRATION = - 1 . 536353E+ 1 5 AT0MS/CM*3
JUNCTION DEPTH I SHEET RESISTANCE
1
I 12828.2 OHMS/SQUARE
I 4.47014E-02 I
I 1.31133E-02 I
NET ACTIVE CONCENTRATION
OXIDE CHARGE = 5.665591E+12 IS 93.6 56 OF TOTAL
SILICON CHARGE = 3.882849E+11 IS 6.41 56 OF TOTAL
TOTAL CHARGE - 6.053876E+12 IS 1.11 % OF INITIAL
INITIAL CHARGE = 5.455532E+14
CHEMICAL CONCENTRATION OF PHOSPHORUS
OXIDE CHARGE
SILICON CHARGE
TOTAL CHARGE
INITIAL CHARGE
1 . 115221E+10
3.882849E+11
3.994371E+11
3.995031E+11
IS 2.79 % OF TOTAL
IS 97.2 56 OF TOTAL
IS 100. 56 OF INITIAL
CHEMICAL CONCENTRATION OF BORON
OXIDE CHARGE
SILICON CHARGE
TOTAL CHARGE
INITIAL CHARGE
5.657719E+12 IS
O.OOOOOOE+00 IS
5.657719E+12 IS
5.451552E+14
100. 56 OF TOTAL
O.OOOE+OO % OF TOTAL
1.04 % OF INITIAL
CTIONAL CUT SIMULATION FOR CCD
DEPTH
(UM)
-0.61
1
0.00
1.00
2.00
3.00
I STEP = 3 TIME = 20.0 MINUTES.
I CONCENTRATION (LOG ATOMS/CC)
4 15 16 17 18 19 20 21
I I I 1*1 I I I
I I * T i i i i T
1*1 I T T T T T
1*1 I I T T T T
1*1 i j T T T T
1*1 I T -r T T T
1*1 ! j T T j T
1*1 I I T T T T
*
If
If
If
1
)
|
I*IIIIII
I * I I I I I I
II
I III I
* II
I III I
II
I*III I
II
I*IIIIII
I IIIIII
*
I IIIIII
I*IIIIII
* I I I I I I
I * -I I I I I I
I IIIIII
I* I I I I I I
II
I * I I I I I I
I * I I I I I I
III
IIII I
III
IIII I
4.00
FIELD OXIDE CROSS-SECTIONAL CUT SIMULATION FOR CCD
STEP 5
OXIDATION IN WET OXYGEN
TOTAL STEP TIME = 120.0 MINUTES
INITIAL TEMPERATURE = 1100.00 DEGREES C
OXIDE THICKNESS = 0.8572 MICRONS
LINEAR OXIDE GROWTH RATE =
PARABOLIC OXIDE GROWTH RATE =
OXIDE GROWTH PRESSURE
4.073207E-02 MICRONS/MINUTE
7.425639E-03 MICRONS* 2/MINUTE
0.842105 ATMOSPHERES
I OXIDE I SILICON I I SURFACE I
I DIFFUSION I DIFFUSION I SEGREGATION I TRANSPORT
I COEFFICIENT I COEFFICIENT I COEFFICIENT I COEFFICIENT I
PHOSPHORUS I 6.49938E-06 I 1 . 53300E-03 I 10.000
BORON I 2.09718E-07 I 1.23523E-03 I 0.66145
SURFACE CONCENTRATION = - 1 . 801042E+ 1 5 AT0MS/CM*3
JUNCTION DEPTH I SHEET RESISTANCE
1
I 13545.1 OHMS/SQUARE
I 4.47014E-02 I
I 1.31133E-02 I
NET ACTIVE CONCENTRATION
OXIDE CHARGE = 1-960373E+10 IS 5.06
SILICON CHARGE = 3.676806E+11 IS 94.9
TOTAL CHARGE = 3.872843E+11 IS 99.7
INITIAL CHARGE = 3.882849E+11
56 OF TOTAL
% OF TOTAL
56 OF INITIAL
CHEMICAL CONCENTRATION OF PHOSPHORUS
OXIDE
SILICON
TOTAL
INITIAL
CHARGE
CHARGE
CHARGE
CHARGE
1.960373E+10 IS 5.06
3.676806E+11 IS 94-9
3.872843E+11 IS 99.7
3.882849E+11
% OF TOTAL
% OF TOTAL
56 OF INITIAL
CHEMICAL CONCENTRATION OF BORON
OXIDE CHARGE
SILICON CHARGE
TOTAL CHARGE
INITIAL CHARGE
O.OOOOOOE+00 IS
O.OOOOOOE+00 IS
O.OOOOOOE+00 IS
O.OOOOOOE+00
O.OOOE + OO 56 OF TOTAL
O.OOOE +OO 56 OF TOTAL
O.OOOE+OO % OF INITIAL
FIELD OXIDE CROSS-SECTIONAL CUT SIMULATION FOR CCD
I STEP = 5 TIME = 120.0 MINUTES.
I CONCENTRATION (LOG ATOMS/CC)
4 15 16 17 18 19 20 21
f
*
if
*
*
f
I 1*1 I I I I I
I 1*1 I I I I I
I 1*1 I I I I I
I II II
I II
I*II II
I II
*III II
I I
I*IIIIII
I IIIIII
*
I IIIIII
I*IIIIII
I IIIIII
I*IIIIII
I IIIIII
*
I * I I I I I I
III
I II I
* III
I II I
I*IIIIII
4.00
FIELD OXIDE CROSS-SECTIONAL CUT SIMULATION FOR CCD
STEP 6
OXIDATION IN DRY OXYGEN
TOTAL STEP TIME = 45.0 MINUTES
INITIAL TEMPERATURE = 1100.00 DEGREES C
OXIDE THICKNESS = 0.8667 MICRONS
LINEAR OXIDE GROWTH RATE
PARABOLIC OXIDE GROWTH RATE
OXIDE GROWTH PRESSURE
2.821203E-03 MICRONS/MINUTE
3.936359E-04 MICRONS* 2/MINUTE
1.00000 ATMOSPHERES
I OXIDE I SILICON I
I DIFFUSION I DIFFUSION I
I COEFFICIENT I COEFFICIENT I
SEGREGATION
COEFFICIENT
I SURFACE I
I TRANSPORT
I COEFFICIENT I
PHOSPHORUS I 6.49938E-06 I 1.53300E-03 I 10.000
BORON I 2.097I8E-07 I 1.23523E-03 I 0.66145
SURFACE CONCENTRATION - 1 . 488031E+ 1 5 AT0MS/CM*3
I 4.47014E-02 I
I 1.31133E-02 I
GATE MATERIAL = ALUMINUM SILICON UNDER GATE = N - TYPE
OXIDE THICKNESS = 8667-1 ANG. CAPACITANCE/AREA = 3.98E-05 PF/UM2
THRESHOLD VOLTAGE = -9.16 VOLTS AT SURFACE STATES = l.OOE+11
JUNCTION DEPTH I
I-
SHEET RESISTANCE
13546.7 OHMS/SQUARE
NET ACTIVE CONCENTRATION
OXIDE CHARGE = 1.949673E+10 IS 5.04
SILICON CHARGE = 3.676393E+11 IS 95.0
TOTAL CHARGE 3.871360E+11 IS 100.
INITIAL CHARGE = 3.872843E+11
% OF TOTAL
% OF TOTAL
56 OF INITIAL
CHEMICAL CONCENTRATION OF PHOSPHORUS
OXIDE CHARGE = 1-949673E+10 IS 5.04
SILICON CHARGE = 3.676393E+11 IS 95.0
TOTAL CHARGE = 3.871360E+11 IS 100.
INITIAL CHARGE = 3.872843E+11
% OF TOTAL
% OF TOTAL
36 OF INITIAL
CHEMICAL CONCENTRATION OF BORON
OXIDE CHARGE
SILICON CHARGE
TOTAL CHARGE
INITIAL CHARGE
O.OOOOOOE+00 IS
O.OOOOOOE+00 IS
O.OOOOOOE+00 IS
O.OOOOOOE+00
O.OOOE + OO 56 OF TOTAL
O.OOOE+OO 56 OF TOTAL
O.OOOE+OO 56 OF INITIAL
FIELD OXIDE CROSS-SECTIONAL CUT SIMULATION FOR CCD
I STEP = 6 TIME = 45.0 MINUTES.
I CONCENTRATION (LOG ATOMS/CC)
4 15 16 17 18 19 20 21
if
m-
if
*
1
'
1
>
1
'
1
i
1
>
1
1
1
1
I 1*1 I I I I I
I 1*1 I I I I I
I II II
I II
I I* I I I I I I
I I* I I I I I I
I I* I I I I I I
I*II II
I* I I I I I I
I IIIIII
*
I* I I I I I I
III
I* I I I I I I
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I I IIII
* I
I I IIII
I*IIIIII
I IIIIII
*
I IIIIII
I * I I I I I I
II
4.00
FIELD OXIDE CROSS-SECTIONAL CUT SIMULATION FOR CCD
STEP 7
NEUTRAL AMBIENT DRIVE-IN
TOTAL STEP TIME = 15.0 MINUTES
INITIAL TEMPERATURE = 450.000 DEGREES C
OXIDE THICKNESS = 0.8667 MICRONS
I OXIDE I SILICON I I SURFACE I
I DIFFUSION I DIFFUSION I SEGREGATION I TRANSPORT
T COEFFICIENT I COEFFICIENT I COEFFICIENT I COEFFICIENT I
PHOSPHORUS I 1.84664E-17 I 7.17692E-16 I 10.000 I 1.21707E-08 I
BORON I 4.74435E-19 T 4.44983E-15 I 4.50259E-04 I 8.56839E-11 I
SURFACE CONCENTRATION = - 1 . 490217E+1 5 AT0MS/CM*3
GATE MATERIAL = ALUMINUM SILICON UNDER GATE = N - TYPE
OXIDE THICKNESS = 8667.1 ANG. CAPACITANCE/AREA = 3.98E-05 PF/UM2
THRESHOLD VOLTAGE = -5.54 VOLTS AT SURFACE STATES = l.OOE+10
JUNCTION DEPTH I
I
SHEET RESISTANCE
13546.7 OHMS/SQUARE
NET ACTIVE CONCENTRATION
OXIDE CHARGE = 1.949563E+10 IS 5.04
SILICON CHARGE = 3.676404E+11 IS 95.0
TOTAL CHARGE = 3.871360E+11 IS 100.
INITIAL CHARGE = 3.871360E+11
56 OF TOTAL
56 OF TOTAL
56 OF INITIAL
CHEMICAL CONCENTRATION OF PHOSPHORUS
OXIDE CHARGE
SILICON CHARGE
TOTAL CHARGE
INITIAL CHARGE
1 .949563E+10
3.676404E+11
3.871360E+11
3.871360E+11
IS 5.04 56 OF TOTAL
IS 95.0 % OF TOTAL
IS 100. % OF INITIAL
CHEMICAL CONCENTRATION OF BORON
OXIDE CHARGE
SILICON CHARGE
TOTAL CHARGE
INITIAL CHARGE
O.OOOOOOE+00
O.OOOOOOE+00
O.OOOOOOE+00
O.OOOOOOE+00
IS O.OOOE + OO 56 OF TOTAL
IS O.OOOE + OO 56 OF TOTAL
IS O.OOOE + OO 56 OF INITIAL
FIELD OXIDE CROSS-SECTIONAL CUT SIMULATION FOR CCD
I STEP - 7 TIME = 15.0 MINUTES.
I CONCENTRATION (LOG ATOMS/CC)
4 15 16 17 18 19 20 21
1*1 I I i i I i
1*1 I I I I I i
1*1 I I i i i i
1*1 I I I I I i
1*1 I i i i i i
1*1 I I i i i i
1*1 I I I I I i
1*1 I I I I i i
1*1 I I I I I I
I 1*1 I I I I I
I 1*1 I I I I I
I II II
I II
I*II II
I II
I II II
I * II
*III II
I * I I I I I I
III
I II I
*TIIII
I III I
II
I*III I
II
I III I
I * I I I I I I
II
I III I
* II
I III I
II
I* I I I I I I
III
I* I I I I I I
I IIIIII
*
4.00
*** STANFORD UNIVERSITY PROCESS ENGINEERING MODELS PROGRAM ***
*** VERSION 0-05 ***
] TITLE DIFFUSION CROSS-SECTIONAL CUT FOR TRANSISTOR
2 GRID DYSI=0.01, DPTH = 1.0, YMAX =4.0
3 SUBS 0RNT=100, ELEM = P, C0NC=1.0E15
4 COMM
5. . . .PRINT HEADER = Y
6. . . .COMM
7 COMM SET UP THE PLOT OUTPUT
8. . . .COMM
9.... PLOT TOTL=Y, WIND=3.0, NDEC=7.0
10. . . .COMM
11.... COMM DO THE DIFFUSION MASK OXIDE GROWTH
12 COMM
13 STEP TYPE-OXID, TIME =45.0, TEMP=1100, TRTE =0.0, MODL =WET0
14 COMM
JT.....COMM ETCH THE OXIDE WHERE THE DIFFUSIONS WILL BE
.6. . . .COMM
17. . . .PRINT HEADER=N
18 PLOT TOTL =N, IDIV = N
19 STEP TYPE =ETCH, TEMP =23.0
20. . . .PRINT HEADER=Y
21. . . .PLOT TOTL=Y
22 COMM
23.... COMM DO THE DIFFUSION INTO THE SILICON
24 COMM
25 STEP TYPE =PDEP, ELEM =B, TIME=13, TEMP=1100, TRTE =0.0, MODL =MBO0
26 COMM
27.... COMM DO A SHORT OXIDE GROWTH TO HELP REMOVE THE BORON SKIN
28 COMM
29 STEP TYPE =OXID. TIME =20.0, TEMP=1100, TRTE=0.0, MODL =WETO
30 COMM
3) COMM ETCH THE OXIDE GROWN AT THE END OF THE DIFFUSION STEP
32 COMM
33. . . .PRINT HEADERS
34 PLOT TOTL =N, IDIV =N
35.... STEP TYPE=ETCH, TEMP=23.0
36 PRINT HEADER=Y
37 PLOT TOTL = Y
38 COMM
39 COMM RE-GROW THE THICK FIELD OXIDE OVER THE DIFFUSION
40 COMM
41.... STEP TYPE=OXID, TIME=45.0, TEMP=1100, TRTE=0.0, MODL=WETO
42 ... COMM
43.... COMM LEAVE THE REGROWN OXIDE ON TO FIND THE FIELD OXIDE THICKNESS AF
44 COMM THE THIN GATE OXIDATION
45 ... COMM
46.!!!cOMM DO THE GATE OXIDE IN DRY 02 (NOTE THIS WILL GIVE THE ENHANCED
47 COMM FIELD OXIDE THICKNESS OVER THE DIFFUSION)
48 . . COMM
49.!!. STEP TYPE=OXID, TIME=25.0, TEMP=1100, TRTE=0.0. MODL=DRYO
50 COMM
51 COMM DO A DRIVE IN, IN A NEUTRAL AMBIENT FOR THE LENGTH OF TIME
52 COMM THAT WAS USED FOR THE SINTER
53 COMM
54 STEP TYPE =OXID, TIME=15.0, TEMP = 450, TRTE =0.0, MODL =NITO
55. . . .COMM
DIFFUSION CROSS-SECTTONAL CUT FOR TRANSISTOR
STEP 1
OXIDATION IN WET OXYGEN
TOTAL STEP TIME = 45.0 MINUTES
INITIAL TEMPERATURE = 1100.00 DEGREES C
OXIDE THICKNESS = 0.4941 MICRONS
LINEAR OXIDE GROWTH RATE =
PARABOLIC OXIDE GROWTH RATE =
OXIDE GROWTH PRESSURE
I OXIDE I
I DIFFUSION I
I COEFFICIENT I
4.073207E-02 MICRONS/MINUTE
7.425639E-03 MICRONS* 2/MINUTE
0.842105 ATMOSPHERES
SILICON I
DIFFUSION I
COEFFICIENT I
SEGREGATION
COEFFICIENT
I SURFACE I
I TRANSPORT
I COEFFICIENT I
PHOSPHORUS 6.49938E-06 I 1.53300E-03 I 10.000
SURFACE CONCENTRATION
JUNCTION DEPTH
1.560356E+15 AT0MS/CM*3
SHEET RESISTANCE
12763.5 OHMS/SQUARE
4.47014E-02 I
NET ACTIVE CONC:eiJTR/vTION
OXIDE CHARGE 9 .289495E+09 IS 2.32 56 OF TOTAL
SILICON CHARGE = 3. 902599E+11 IS 97.7 % OF TOTAL
TOTAL CHARGE = 3 .995493E+11 IS 99.9 % OF INITIAL
INITIAL CHARGE = 4. OOOOOOE+11
CHEMICAL CONCENTRATION OF PHOSPHORUS
OXIDE CHARGE
SILICON CHARGE
TOTAL CHARGE
INITIAL CHARGE
9.289495E+09
3.902599E+11
3.995493E+11
4 .OOOOOOE+ll
IS 2.32 56 OF TOTAL
IS 97.7 % OF TOTAL
IS 99.9 56 OF INITIAL
DIFFUSION CROSS-SECTIONAL CUT FOR TRANSISTOR
I STEP = 1 TIME = 45.0 MINUTES.
I CONCENTRATION (LOG ATOMS/CC)
4 15 16 17 18 19 20 21
1*1 I I I I I I
1*1 I I I I I I
1*1 I I I I I I
1*1 I I I W I I I
1*1 I I I I I I
I * T I I I I I I
1*1 I I I I I I
1*1 I I I I I I
1*1 I I I I I I
II*IIIIII
II IIIIII
* I I I I I I
I II
III I
I* II
III I
I II
I*IIIIII
I IIIIII
*TII
I IIIIII
I*IIIIII
IT
I I IIII
I* I I I I I I
II
I III I
* II
I III I
II
I
'
* I I I I I I
III
I* I I I I I I
I IIIIII
*
I IIIIII
I*IIIIII
IIIIIIII
IIIIIIII
4.00
DIFFUSION CROSS-SECTIONAL CUT FOR TRANSISTOR
STEP * 3
GASEOUS PREDEPOSITION
TOTAL STEP TIME = 13.0 MINUTES
INITIAL TEMPERATURE = 1100.00 DEGREES C.
OXIDE THICKNESS = O.OOOOE+00 MICRONS
PREDEPOSITION IMPURITY = BORON
GAS CONC. AT INTERFACE = 4.589442E+20 ATOMS/CC
I OXIDE I SILICON I I SURFACE I
I DIFFUSION I DIFFUSION I SEGREGATION I TRANSPORT
I COEFFICIENT I COEFFICIENT I COEFFICIENT I COEFFICIENT I
PHOSPHORUS I 6.49938E-06 I 1.53300E-03 I 10.000
BORON I 2.09718E-07 I 8.90334E-04 I 0.66145
SURFACE CONCENTRATION = 4.479263E+20 AT0MS/CM*3
JUNCTION DEPTH I SHEET RESISTANCE
I 4.47014E-02 I
I 1.0000 I
1.37561 MICRONS I
I
4.62183
20866.7
OHMS/SQUARE
OHMS/SQUARE
NET ACTIVE CONCENTRATION
OXIDE CHARGE = O.OOOOOOE+00 IS
SILICON CHARGE = 2.687966E+16 IS
TOTAL CHARGE = 2.687966E+16 IS
INITIAL CHARGE = 3.902599E+11
O.OOOE + OO 56 OF TOTAL
100. 56 OF TOTAL
6.888E + 06 56 OF INITIAL
CHEMICAL CONCENTRATION OF PHOSPHORUS
OXIDE CHARGE
SILICON CHARGE
TOTAL CHARGE
INITIAL CHARGE
O.OOOOOOE+00 IS
3. 725663E+ 11 IS
3.725663E+11 IS
3.902599E+11
O.OOOE + OO 56 OF TOTAL
100. 56 OF TOTAL
95.5 56 OF INITIAL
CHEMICAL CONCENTRATION OF BORON
OXIDE CHARGE
SILICON CHARGE
TOTAL CHARGE
INITIAL CHARGE
O.OOOOOOE+00 IS
2.687955E+16 IS
2.687955E+16 IS
O.OOOOOOE+00
O.OOOE + OO 56 OF TOTAL
100. % OF TOTAL
O.OOOE + OO 56 OF INITIAL
DIFFUSION CROSS-SECTIONAL CUT FOR TRANSISTOR
I STEP = 3 TIME 13.0 MINUTES.
I CONCENTRATION (LOG ATOMS/CC)
4 IS 16 17 18 19 20 21
I I I I I I 1*1
I I I I I I 1*1
I I I I I I 1*1
I I I I I I 1*1
I I I I I I 1*1
I I I I I I 1*1
I I I I I I 1*1
I I I I I I 1*1
T I I I I 1*1 I
I I I 1*1 I I I
I I 1*1 I I I I
1*1 I I I I I I
I * I I I I I I
III
I II I
* III
I II I
I*IIIIII
I IIIIII
*
I IIIIII
I*IIIIII
I IIIIII
I*IIIIII
IIIIT
I I IIII
* I
I I IIII
I
III IIII
I
III IIII
4.00
DIFFUSION CROSS-SECTIONAL CUT FOR TRANSISTOR
STEP * 4
OXIDATION IN WET OXYGEN
TOTAL STEP TIME = 20.0 MINUTES
INITIAL TEMPERATURE = 1100.00 DEGREES C.
OXIDE THICKNESS = 0.3269 MICRONS
LINEAR OXIDE GROWTH RATE = 4.709229E-02 MICRONS/MINUTE
PARABOLIC OXIDE GROWTH RATE = 7.481146E-03 MICR0NS*2/MINUTE
OXIDE GROWTH PRESSURE = 0.842105 ATMOSPHERES
I OXIDE I SILICON I
I DIFFUSION I DIFFUSION I
I COEFFICIENT I COEFFICIENT I
I SURFACE I
SEGREGATION I TRANSPORT
COEFFICIENT I COEFFICIENT I
PHOSPHORUS I 6.49938E-06 I 1 . 53300E-03 I 10.000
BORON I 2.09718E-07 I 1.23523E-03 I 0.66145
SURFACE CONCENTRATION = 1.296209E+20 AT0MS/CM*3
JUNCTION DEPTH I SHEET RESISTANCE
I 4.47014E-02 I
I 1.31133E-02 I
2.20066 MICRONS I
I
6.86061
35935.3
OHMS/SQUARE
OHMS/SQUARE
NET ACTIVE CONCENTRATION
OXIDE
SILICON
TOTAL
INITIAL
CHARGE
CHARGE
CHARGE
CHARGE
8.731785E+1 5
1 .750352E+16
2.623531E+16
2.687966E+16
IS 33.3 56 OF TOTAL
IS 66.7 36 OF TOTAL
IS 97.6 56 OF INITIAL
CHEMICAL CONCENTRATION OF PHOSPHORUS
OXIDE
SILICON
TOTAL
INITIAL
CHARGE
CHARGE
CHARGE
CHARGE
4.173704E+09 IS 1.12
3.682658E+11 IS 98.9
3.724394E+11 IS 100.
3.725663E+11
56 OF TOTAL
56 OF TOTAL
% OF INITIAL
CHEMICAL CONCENTRATION OF BORON
OXIDE
SILICON
TOTAL
INITIAL
CHARGE
CHARGE
CHARGE
CHARGE
8.731789E+15
1.750361E+16
2.623540E+16
2.687955E+16
IS 33.3 56 OF TOTAL
IS 66.7 56 OF TOTAL
IS 97.6 56 OF INITIAL
DIFFUSION CROSS-SECTIONAL CUT FOR TRANSISTOR
I STEP = 4 TIME = 20.0 MINUTES.
I CONCENTRATION (LOG ATOMS/CC)
4 15 16 17 18 19 20 21
^
I
t-
m-
if
I
if
if
if
i
if
if
i
if
if
l
I I I I I I 1*1
I I I I I I 1*1
I I I I I I 1*1
I I I T I I 1*1
I I I I I I 1*1
I I I I I I 1*1
I I I I I I 1*1
I I I I I I 1*1
I I I I I I 1*1
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I 1*1 I I
I I I I 1*1 I I
I I I 1*1 I I I
I 1*1 I I I I I
T*I I I I I I I
I III
I * I I I I I I
III
I II I
* III
I II I
I*IIIIII
I IIIIII
*
I IIIIII
II
I IIIII
II
I IIIII
4.00
DIFFUSION CROSS-SECTIONAL CUT FOR TRANSISTOR
STEP * 6
OXIDATION IN WET OXYGEN
TOTAL STEP TIME = 45.0 MINUTES
INITIAL TEMPERATURE - 1100.00 DEGREES C.
OXIDE THICKNESS = 0.4988 MICRONS
LINEAR OXIDE GROWTH RATE = 3.992607E-02 MICRONS/MINUTE
PARABOLIC OXIDE GROWTH RATE = 7.472581E-03 MICRONS* 2/MINUTE
OXIDE GROWTH PRESSURE = 0.842105 ATMOSPHERES
I OXIDE I SILICON I I SURFACE I
I DIFFUSION I DIFFUSION I SEGREGATION I TRANSPORT
I COEFFICIENT I COEFFICIENT I COEFFICIENT I COEFFICIENT I
PHOSPHORUS I 6.49938E-06 I 1 . 53300E-03 I 10.000
BORON I 2.09718E-07 I 1.23523E-03 I 0.66145
SURFACE CONCENTRATION = 6.023052E+19 AT0MS/CM*3
JUNCTION DEPTH I SHEET RESISTANCE
I 4.47014E-02 I
I 1.31133E-02 I
3.02139 MICRONS I
I
9.95274
157962.
OHMS/SQUARE
OHMS/SQUARE
NET ACTIVE CONCENTRATION
OXIDE
SILICON
TOTAL
INITIAL
CHARGE
CHARGE
CHARGE
CHARGE
5. 579697E+15
1. 172596E+16
1 .730565E+16
1.750352E+16
IS 32.2
IS 67.8
IS 98.9
% OF TOTAL
% OF TOTAL
56 OF INITIAL
CHEMICAL CONCENTRATION OF PHOSPHORUS
OXIDE CHARGE = 1.047177E+10 IS 2.85
SILICON CHARGE = 3.571635E+11 IS 97.2
TOTAL CHARGE = 3.676353E+11 IS 99.8
INITIAL CHARGE = 3.682658E+11
% OF TOTAL
% OF TOTAL
56 OF INITIAL
CHEMICAL CONCENTRATION OF BORON
OXIDE CHARGE
SILICON CHARGE
TOTAL CHARGE
INITIAL CHARGE
5.579708E+15
1 . 172625E+16
] .730596E+16
IS
IS
IS
32.2
67.8
98.9
56
%
56
OF
OF
OF
TOTAL
TOTAL
INITIAL
1.750361E+16
DIFFUSION CROSS-SECTIONAL CUT FOR TRANSISTOR
T STEP = 6 TIME = 45.0 MINUTES.
I CONCENTRATION (LOG ATOMS/CC)
14 15 16 17 18 19 20 21
I I I I I 1*1
I I I I I*T
' I I I I 1*1
I I I I 1*1
I I I I I 1*1
I I I I I 1*1 I
I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I 1*1 I I
I I I I 1*1 I I
I I I I 1*1 I I
I I I 1*1 I I I
I I I 1*1 I I I
I I I 1*1 I I I
I I 1*1 I I I I
I I 1*1 I I I I
I 1*1 I I I I I
1*1 I I I I I I
1*1 I I I I I I
4.00
DIFFUSION CROSS-SECTIONAL CUT FOR TRANSISTOR
STEP 7
OXIDATION IN DRY OXYGEN
TOTAL STEP TIME = 25.0 MINUTES
INITIAL TEMPERATURE = 1100.00 DEGREES C.
OXIDE THICKNESS = 0.5075 MICRONS
LINEAR OXIDE GROWTH RATE = 2.789945E-03 MICRONS/MINUTE
PARABOLIC OXIDE GROWTH RATE = 3.961599E-04 MICR0NS*2/MINUTE
OXIDE GROWTH PRESSURE = 1.00000 ATMOSPHERES
I OXIDE I SILICON I I SURFACE I
I DIFFUSION I DIFFUSION I SEGREGATION I TRANSPORT
I COEFFICIENT I COEFFICIENT I COEFFICIENT I COEFFICIENT I
PHOSPHORUS I 6.49938E-06 I 1 . 53300E-03 I 10.000
BORON I 2.09718E-07 I 1.23523E-03 I 0.66145
SURFACE CONCENTRATION = 6.685407E+19 AT0MS/CM*3
JUNCTION DEPTH SHEET RESISTANCE
9.98343 OHMS/SQUARE
I 4.47014E-02 I
I 1.31133E-02 I
I
I
I
NET ACTIVE CONCENTRATION
OXIDE CHARGE =
SILICON CHARGE =
TOTAL CHARGE =
INITIAL CHARGE =
5.680553E+15
1 . 162237E+16
1 .730292E+16
1.730565E+16
IS 32.8 % OF TOTAL
IS 67.2 36 OF TOTAL
IS 100. % OF INITIAL
CHEMICAL CONCENTRATION OF PHOSPHORUS
OXIDE CHARGE = 1.039218E+10 IS 2.83
SILICON CHARGE = 3.571425E+11 IS 97.2
TOTAL CHARGE = 3.675347E+11 IS 100.
INITIAL CHARGE = 3.676353E+11
56 OF TOTAL
56 OF TOTAL
% OF INITIAL
CHEMICAL CONCENTRATION OF BORON
OXIDE CHARGE =
SILICON CHARGE =
TOTAL CHARGE =
INITIAL CHARGE =
5.680564E+1 5
1 .162273E+16
1 .730329E+16
1 .730596E+16
IS 32.8 56 OF TOTAL
IS 67.2 % OF TOTAL
IS 100. 56 OF INITIAL
DIFFUSION CROSS-SECTIONAL CUT FOR TRANSISTOR
I STEP = 7 TIME = 25.0 MINUTES.
I CONCENTRATION (LOG ATOMS/CC)
4 15 16 17 18 19 20 21
I I I I i i 1*1
I I I I i i 1*1
I I I I i i 1*1
I I I! I* I
I I I I i i 1*1
1
f
If
If
If
If
If
If
If
If
If
>
I I I I I 1*1 I
I I II I* II
I I I I 1*1 I I
I I I I 1*1 I I
I I I I 1*1 I I
I I I I 1*1 I I
I I I 1*1 I I I
I I I 1*1 I I I
I I I 1*1 I I I
I I 1*1 I I I I
I 1*1 I I I I I
I 1*1 I I I I I
4.00
DIFFUSION CROSS-SECTIONAL CUT FOR TRANSISTOR
STEP tt 8
NEUTRAL AMBIENT DRIVE-IN
TOTAL STEP TIME = 15.0 MINUTES
INITIAL TEMPERATURE = 450.000 DEGREES C.
OXIDE THICKNESS = 0.5075 MICRONS
I OXIDE I SILICON I I SURFACE I
I DIFFUSION I DIFFUSION I SEGREGATION I TRANSPORT
I COEFFICIENT I COEFFICIENT I COEFFICIENT I COEFFICIENT I
PHOSPHORUS I 1.84664E-17 I 7.17692E-16 I 10.000 I
BORON I 4.74435E-19 I 4.44983E-15 I 4.50259E-04 I
SURFACE CONCENTRATION = 5.709615E+16 AT0MS/CM*3
JUNCTION DEPTH I SHEET RESISTANCE
1
I 10.0115 OHMS/SQUARE
1.21707E-08 I
8.56839E-11 I
NET ACTIVE CONCENTRATION
OXIDE CHARGE =
SILICON CHARGE =
TOTAL CHARGE =
INITIAL CHARGE =
5.713952E+15
1 . 158897E+16
1.730292E+16
1 .730292E+16
IS 33.0 56 OF TOTAL
IS 67.0 56 OF TOTAL
IS 100. % OF INITIAL
CHEMICAL CONCENTRATION OF PH0SPH0R1JS
OXIDE CHARGE =
SILICON CHARGE =
TOTAL CHARGE =
INITIAL CHARGE =
1.039057E+10
3.571441E+11
3.675347E+11
3.675347E+11
IS
IS
IS
2.83
97.2
100.
%
%
%
OF
OF
OF
TOTAL
TOTAL
INITIAL
CHEMICAL CONCENTRATION OF BORON
OXIDE CHARGE =
SILICON CHARGE =
TOTAL CHARGE =
INITIAL CHARGE =
5.713962E+15
1.158933E+16
1 .730329E+16
1 .730329E+16
IS
IS
IS
33.0
67.0
100.
%
56
56
OF
OF
OF
TOTAL
TOTAL
INITIAL
DihKUSION CROSS-SECTIONAL CUT FOR TRANSISTOR
T STEP = 8 TIME = 15.0 MINUTES.
T *
I CONCENTRATION (LOG ATOMS/CC)
4 15 16 17 18 19 20 21
I I I III I* I
II * I
I IIII I
I I I I I I I* I
II II* I
I II !
II I I
I II *!
111111*1
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
I I I I I 1*1 I
f
If
If
If
If
If
If
If
If
If
1
I I I I I 1*1 I
T I II I* II
I I I I 1*1 I I
I I I I 1*1 I I
I I I I 1*1 I I
I I I I 1*1 I I
< I I 1*1 I I I
I I I 1*1 I I I
I I I 1*1 I I I
I I 1*1 I I I I
I 1*1 I I I I I
I 1*1 I I I I I
4.00
*** STANFORD UNIVERSITY PROCESS ENGINEERING MODELS PROGRAM ***
*** VERSION 0-05 ***
1 TITLE GATE OXIDE CROSS-SECTIONAL CUT SIMULATION FOR TRANSISTOR
2 GRID DYSI=0.01, DPTH = 1.0, YMAX = 4.0
3 SUBS 0RNT=100, ELEM=P, CONC=1.0E15
4. . . .COMM
5. . . .PRINT HEADER = Y
6. . . .COMM
7 COMM SET UP THE PLOT OUTPUT
8. . . .COMM
9 PLOT TOTL =Y, WIND=3.0, NDEC =7.0
10. . . .COMM
11 COMM DO THE DIFFUSION MASK OXIDE GROWTH
12 COMM
13 STEP TYPE =OXID. TIME =45.0, TEMP=1100, TRTE =0.0, MODL =WETO
14 COMM
15 COMM LEAVE THE OXIDE ON WHERE THE DIFFUSIONS WILL BE IN ORDER TO
16 COMM LOOK AT THE OXIDE MASKING CAPABILITY OF THE OXIDE
17 COMM
18 COMM DO THE DIFFUSION INTO THE SILICON DIOXIDE
19. . . .COMM
20.... STEP TYPE=PDEP, ELEM-B, TIME=13, TEMP=1100, TRTE=0.0, MODL=MBOO
21 COMM
22.... COMM DO A SHORT OXIDE GROWTH TO HELP REMOVE THE BORON SKIN
23 COMM
24.... STEP TYPE=OXID, TIME=20.0, TEMP=1100. TRTE=0.0, MODL=WETO
25. . . .COMM
26 COMM ETCH OFF ALL THE OXIDE GROWN
27 COMM
28. . . .PRINT HEADER=N
29.... PLOT TOTL=N, IDIV=N
30.... STEP TYPE=ETCH, TEMP=23.0
31 PRINT HEADER=Y
32 PLOT TOTL = Y
33 COMM
34 COMM RE-GROW THE THICK FIELD OXIDE OVER THE AREA WHERE THE DIFFUSION
35 COMM WAS MASKED
36 COMM
37.... STEP TYPE=OXID, TIME=45.0, TEMP=1100, TRTE=0.0, MODL=WETO
38 COMM
39.... COMM ETCH THE REGROWN OXIDE TO DEFINE THE THIN GATE OXIDE REGIONS
40 COMM
41 . . . .PRINT HEADER = N
42 PLOT TOTL =N, IDIV = N
43 STEP TYPE = ETCH, TEMP =23.0
44 PRINT HEADER = Y
45 PLOT TOTL = Y
46 COMM
47.... COMM DO THE GATE OXIDE IN DRY 02
48 COMM SET UP THE SPECIAL PURPOSE MODEL TO CALCULATE THE THIN GATE
49 COMM OXIDE DEVICE THRESHOLD VOLTAGE.
50 COMM
51 COMM THE GATE MATERIAL IS ALUMINUM, THE BULK CONTACT IS ON THE BACKS
52 COMM AND THE SURFACE STATE DENSITY IS 1.0E11
53 COMM
54 MODEL NAME =SPM1, GATE =AL, CBLK =0.0. QSSQ=1.0E11
55. . . .COMM
5 /
58...- COMM DO A DRIVE IN, IN A NEUTRAL AMBIENT FOR THE LENGTH OF TIME
59 COMM THAT WAS USED FOR THE SINTER, ASSUME THAT THE SINTER REDUCES
60...- COMM THE VALUE OF THE SURFACE STATE DENSITY TO 1.0E10
61 COMM
62.... MODEL NAME=SPM1, GATE=AL, CBLK=0.0. QSSQ=1.0E10
63 COMM
64 STEP TYPE =OXID, TIME=15.0. TEMP =450, TRTE =0.0, MODL =NITO, MODL = SPMl
65 COMM
66. -END ALL DONE
GATE OXIDE CROSS-SECTIONAL CUT SIMULATION FOR TRANSISTOR
STEP * 1
OXIDATION IN WET OXYGEN
TOTAL STEP TIME = 45.0 MINUTES
INITIAL TEMPERATURE = 1100.00 DEGREES C.
OXIDE THICKNESS = 0.4941 MICRONS
LINEAR OXIDE GROWTH RATE = 4.073207E-02 MICRONS/MINUTE
PARABOLIC OXIDE GROWTH RATE = 7.425639E-03 MICRONS* 2/MINUTE
OXIDE GROWTH PRESSURE = 0.842105 ATMOSPHERES
I OXIDE I SILICON I I SURFACE I
I DIFFUSION I DIFFUSION I SEGREGATION I TRANSPORT
I COEFFICIENT I COEFFICIENT I COEFFICIENT I COEFFICIENT I
PHOSPHORUS I 6.49938E-06 I 1.53300E-03 I 10.000
SURFACE CONCENTRATION = - 1 . 560356E+ 15 AT0MS/CM*3
JUNCTION DEPTH I SHEET RESISTANCE
1
I 12763.5 OHMS/SQUARE
4.47014E-02 I
NET ACTIVE CONCENTRATION
OXIDE CHARGE = 9.289495E+09 IS 2.32 56 OF TOTAL
SILICON CHARGE = 3.902599E+11 IS 97.7 36 OF TOTAL
TOTAL CHARGE = 3.995493E+11 IS 99.9 % OF INITIAL
INITIAL CHARGE = 4.000000E+11
CHEMICAL CONCENTRATION OF PHOSPHORUS
OXIDE CHARGE = 9.289495E+09 IS 2.32 % OF TOTAL
SILICON CHARGE = 3.902599E+11 IS 97.7 % OF TOTAL
TOTAL CHARGE = 3.995493E+11 IS 99.9 % OF INITIAL
INITIAL CHARGE = 4.000000E+11
GATE OXIDE CROSS-SECTIONAL CUT SIMULATION FOR TRANSISTOR
I STEP = 1 TIME = 45.0 MINUTES.
I CONCENTRATION (LOG ATOMS/CC)
4 15 16 17 18 19 20 21
1*1 I T T T T T
1*1 I T T T T T
1*1 i -r , T -j- T
1*1 ! -r T T T T
1*1 I I T T T T
1*1 I T T T T T
1*1 I T T T T T
1*1 I T T T T T
1*1 I I I I I I
I 1*1 I I I I I
I 1*1 I I I I
I 1*1 I I I I I
*I III
I I TTTI
I * I I I I I I
!!!!!!
I * IIIIII
I*IIIIII
I IIIIII
I * I I I I I I
I * I I I I I I
III
I * I I I I I I
III
I II I
I * II I I I I
IIII
I I I
*TIIII
I III I
II
I*III I
II
1 * i 1 J 1 11
I * I I I I I I
II
I III I
* II
I III I
II
IIIII I
II
IIIII I
4.00
GATE OXIDE CROSS-SECTIONAL CUT SIMULATION FOR TRANSISTOR
STEP * 2
GASEOUS PREDEPOSITION
TOTAL STEP TIME = 13.0 MINUTES
INITIAL TEMPERATURE = 1100.00 DEGREES C.
OXIDE THICKNESS = 0.4941 MICRONS
PREDEPOSITION IMPURITY = BORON
GAS CONC. AT INTERFACE = 4.589442E+20 ATOMS/CC
I OXIDE I SILICON I I SURFACE I
I DIFFUSION I DIFFUSION I SEGREGATION I TRANSPORT
I COEFFICIENT I COEFFICIENT I COEFFICIENT I COEFFICIENT I
PHOSPHORUS I 6.49938E-06 I 1.53300E-03 I 10.000
BORON I 2.09718E-07 I 8.90334E-04 I 0.66145
SURFACE CONCENTRATION = -1 . 329487E+ 15 AT0MS/CM*3
JUNCTION DEPTH I SHEET RESISTANCE
1
I 12760.9 OHMS/SQUARE
I 4.47014E-02 I
I 1.0000 I
NET ACTIVE CONCENTRATION
OXIDE CHARGE =
SILICON CHARGE =
TOTAL CHARGE =
INITIAL CHARGE =
5.451628E+14
3.903404E+11
5.455532E+14
3.995493E+11
IS 99.9 56 OF TOTAL
IS 7.155E-02 56 OF TOTAL
IS 1.365E+05 56 OF INITIAL
CHEMICAL CONCENTRATION OF PHOSPHORUS
OXIDE CHARGE
SILICON CHARGE
TOTAL CHARGE
INITIAL CHARGE
9,, 162672E+09 IS 2.29
3 .903404E+11 IS 97.7
3. 995031E+11 IS 100.
3 .995493E+11
56 OF TOTAL
% OF TOTAL
56 OF INITIAL
CHEMICAL CONCENTRATION OF BORON
OXIDE CHARGE
SILICON CHARGE
TOTAL CHARGE
INITIAL CHARGE
5.451552E+14 IS
O.OOOOOOE+00 IS
5.451552E+14 IS
O.OOOOOOE+00
100. 56 OF TOTAL
O.OOOE + OO 56 OF TOTAL
O.OOOE+OO % OF INITIAL
GATE OXIDE CROSS-SECTIONAL CUT SIMULATION FOR TRANSISTOR
T STEP = 2 TIME = 13.0 MINUTES.
I CONCENTRATION (LOG ATOMS/CC)
4 15 16 17 18 19 20 21
1 J I I 1*1 I I
I I I 1*1 I I I
I I 1*1 I I I I
I 1*1 I i i i i
*II IIII
1*1 I I i i i i
1*1 I I I i I i
1*1 I I i x i i
1*1 I I I I I I
I I* IIIIII
I I*
I I* IIIIII
I I*
IIIIIT
I*
IIIIII
I
*IIIIII
I IIIIII
*
I IIIIII
I * I I I I I I
III
T III I
I*IIIII
I * I I I I I I
I IIIIII
*
I IIIIII
I*IIIIII
I IIIIII
*
I IIIIII
I*IIIIII
I IIIIII
*
I IIIIII
IIIIIIII
IIIIIIII
4.00
GATE OXIDE CROSS-SECTIONAL CUT SIMULATION FOR TRANSISTOR
STEP 3
OXIDATION IN WET OXYGEN
TOTAL STEP TIME = 20.0 MINUTES
INITIAL TEMPERATURE = 1100.00 DEGREES C
OXIDE THICKNESS = 0.6095 MICRONS
LINEAR OXIDE GROWTH RATE =
PARABOLIC OXIDE GROWTH RATE =
OXIDE GROWTH PRESSURE
4.073207E-02 MICRONS/MINUTE
7.425639E-03 MICR0NS*2/MINUTE
0.842105 ATMOSPHERES
I OXIDE I SILICON I I SURFACE I
I DIFFUSION I DIFFUSION I SEGREGATION I TRANSPORT
I COEFFICIENT I COEFFICIENT I COEFFICIENT I COEFFICIENT I
PHOSPHORUS I 6.49938E-06 I 1.53300E-03 I 10.000
BORON I 2.09718E-07 I 1.23523E-03 I 0.66145
SURFACE CONCENTRATION = - 1 . 536353E+ 15 AT0MS/CM*3
JUNCTION DEPTH I SHEET RESISTANCE
1
I 12828.2 OHMS/SQUARE
I 4.47014E-02 I
I 1.31133E-02 I
NET ACTIVE CONCENTRATION
OXIDE CHARGE = 5.665591E+12 IS 93.6
SILICON CHARGE = 3.882849E+11 IS 6.41
TOTAL CHARGE = 6.053876E+12 IS 1.11
INITIAL CHARGE = 5.455532E+14
56 OF TOTAL
% OF TOTAL
56 OF INITIAL
CHEMICAL CONCENTRATION OF PHOSPHORUS
OXIDE CHARGE = 1.115221E+10 IS 2.79
SILICON CHARGE = 3.882849E+11 IS 97.2
TOTAL CHARGE = 3.994371E+11 IS 100.
INITIAL CHARGE = 3.995031E+11
56 OF TOTAL
% OF TOTAL
36 OF INITIAL
CHEMICAL CONCENTRATION OF BORON
OXIDE CHARGE
SILICON CHARGE
TOTAL CHARGE
INITIAL CHARGE
5.657719E+12 IS
O.OOOOOOE+00 IS
5.657719E+12 IS
5.451552E+14
100. 56 OF TOTAL
O.OOOE + OO 56 OF TOTAL
1 .04 56 OF INITIAL
GATE OXIDE CROSS-SECTIONAL CUT SIMULATION FOR TRANSISTOR
I STEP = 3 TIME - 20.0 MINUTES.
I CONCENTRATION (LOG ATOMS/CC)
4 15 16 17 18 19 20 21
i
m-
if
m-
*
*
i
I I* I I I I I I
I I* I I I I I I
I I* I I I I I I
I I* I I I I I I
I * I I I I I I
I * I I I I I I
I * I I I I I I
I * I I I I I I
I * I I I I I I
I * I I I I I I
I * I I I I I I
II
I III I
* II
I III I
I II
*III I
I II
I*IIIIII
I IIIIII
*
I IIIIII
I'* IIIIII
I IIIIII
I*IIIIII
I IIIIII
*
I IIIIII
IIIIIIII
IIIIIIII
4.00
GATE OXIDE CROSS-SECTIONAL CUT SIMULATION FOR TRANSISTOR
STEP * 5
OXIDATION IN WET OXYGEN
TOTAL STEP TIME = 45.0 MINUTES
INITIAL TEMPERATURE = 1100.00 DEGREES C.
OXIDE THICKNESS = 0.4941 MICRONS
LINEAR OXIDE GROWTH RATE = 4.073207E-02 MICRONS/MINUTE
PARABOLIC OXIDE GROWTH RATE = 7.425639E-03 MICRONS* 2/MINUTE
OXIDE GROWTH PRESSURE = 0.842105 ATMOSPHERES
I OXIDE I SILICON I I SURFACE I
I DIFFUSION I DIFFUSION I SEGREGATION I TRANSPORT
I COEFFICIENT I COEFFICIENT I COEFFICIENT I COEFFICIENT I
PHOSPHORUS I 6.49938E-06 I 1 . 53300E-03 I 10.000
BORON I 2.09718E-07 I 1.23523E-03 I 0.66145
SURFACE CONCENTRATION = - 1 . 862571E+ 1 5 AT0MS/CM*3
JUNCTION DEPTH I SHEET RESISTANCE
13268.4 OHMS/SQUARE
I 4.47014E-02 I
I 1.31133E-02 I
-I
I
NET ACTIVE CONCENTRATION
OXIDE CHARGE = 1 .223662E+10 IS 3.16 % OF TOTAL
SILICON CHARGE = 3.753751E+11 IS 96.8 56 OF TOTAL
TOTAL CHARGE = 3.8761 18E+11 IS 99.8 % OF INITIAL
INITIAL CHARGE = 3.882849E+11
CHEMICAL CONCENTRATION OF PHOSPHORUS
OXIDE CHARGE = 1.223662E+10 IS 3.16 % OF TOTAL
SILICON CHARGE = 3.753751E+11 IS 96.8 % OF TOTAL
TOTAL CHARGE = 3.876118E+11 IS 99.8 % OF INITIAL
INITIAL CHARGE = 3.882849E+11
CHEMICAL CONCENTRATION OF BORON
OXIDE CHARGE
SILICON CHARGE
TOTAL CHARGE
INITIAL CHARGE
O.OOOOOOE+00 IS
O.OOOOOOE+00 IS
O.OOOOOOE+00 IS
O.OOOOOOE+00
O.OOOE + OO 56 OF TOTAL
O.OOOE +OO 56 OF TOTAL
O.OOOE+OO % OF INITIAL
GATE OXIDE CROSS-SECTIONAL CUT SIMULATION FOR TRANSISTOR
T STEP - 5 TIME = 45.0 MINUTES.
I CONCENTRATION (LOG ATOMS/CC)
4 15 16 17 18 19 20 21
1*1 I I T T T T
1*1 I T T T T T
1*1 I T T T T T
1*1 I T T T T T
1*1 I I T T T T
1*1 J -r T T T T
1*1 I T T T T T
1*1 i J j j -r j
1*1 I I T T T T
I 1*1 I I I I I
I 1*1 I I I I I
I 1*1 I I I I I
I 1*1 I I I I I
I 1*1 I I I I I
*I III
I I I
I III
I * I I I I I I
I * I I I I I I
I * I I I I I I
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I * I I I I I I
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I III I
* II
I III I
II
I * I I I I I I
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I * I I I I I I
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I II I
I * III
II I
I III
*II I
I IIIIII
*
I IIIIII
4.00
GATE OXIDE CROSS-SECTIONAL CUT SIMULATION FOR TRANSISTOR
STEP 7
OXIDATION IN DRY OXYGEN
TOTAL STEP TIME = 25.0 MINUTES
INITIAL TEMPERATURE = 1100.00 DEGREES C.
OXIDE THICKNESS = 6.4077E-02 MICRONS
LINEAR OXIDE GROWTH RATE = 2.821203E-03 MICRONS/MINUTE
PARABOLIC OXIDE GROWTH RATE = 3.936359E-04 MICRONS* 2/MINUTE
OXIDE GROWTH PRESSURE = 1.00000 ATMOSPHERES
I OXIDE
I DIFFUSION
I COEFFICIENT
I SILICON I I SURFACE I
I DIFFUSION I SEGREGATION I TRANSPORT
I COEFFICIENT I COEFFICIENT I COEFFICIENT I
I 4.47014E-02 I
I 1.31133E-02 I
PHOSPHORUS I 6.49938E-06 I 1.53300E-03 I 10.000
BORON I 2.09718E-07 I 1.23523E-03 I 0.66145
SURFACE CONCENTRATION = 1.606759E+15 AT0MS/CM*3
GATE MATERIAL = ALUMINUM SILICON UNDER GATE = N - TYPE
OXIDE THICKNESS = 640.8 ANG. CAPACITANCE/AREA = 5.39E-04 PF/UM2
THRESHOLD VOLTAGE = -1.54 VOLTS AT SURFACE STATES = l.OOE+11
JUNCTION DEPTH SHEET RESISTANCE
13315.6 OHMS/SQUARE
NET ACTIVE CONCENTRATION
OXIDE CHARGE = 8.487442E+08 IS 0.226 % OF TOTAL
SILICON CHARGE - 3.740415E+11 IS 99.8 % OF TOTAL
TOTAL CHARGE r 3.748902E+1 1 IS 99.9 56 OF INITIAL
INITIAL CHARGE = 3.753751E+11
CHEMICAL CONCENTRATION OF PHOSPHORUS
OXIDE CHARGE =
SILICON CHARGE =
TOTAL CHARGE =
INITIAL CHARGE =
8.487442E+08
3.740415E+11
3.748902E+11
3.753751E+11
IS 0.226 56 OF TOTAL
IS 99.8 % OF TOTAL
IS 99.9 % OF INITIAL
CHEMICAL CONCENTRATION OF BORON
OXIDE CHARGE
SILICON CHARGE
TOTAL CHARGE
INITIAL CHARGE
O.OOOOOOE+00 IS
O.OOOOOOE+00 IS
O.OOOOOOE+00 IS
O.OOOOOOE+00
O.OOOE+OO % OF TOTAL
O.OOOE+OO % OF TOTAL
O.OOOE + OO 56 OF INITIAL
I
I
DEPTH I
(UM) I
14
-0.06
*-
STEP =
15
TIONAL CUT SIMULATION FOR TRANSISTOR
TIME = 25.0 MINUTES.
CONCENTRATION (LOG ATOMS/CC)
16 17 18 19 20 21
0.00
1.00
2.00
3.00
* I
* I
I* I
I * I
I * I
I * I
I * I
I * I
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I *
I *
I *
I *
I *
I *
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I *
I *
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I *
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I *
I *
I *
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I *
I *
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4.00
GATE OXIDE CROSS-SECTIONAL CUT SIMULATION FOR TRANSISTOR
STEP n 8
NEUTRAL AMBIENT DRIVE-IN
TOTAL STEP TIME = 15.0 MINUTES
INITIAL TEMPERATURE = 450.000 DEGREES C.
OXIDE THICKNESS = 6.4077E-02 MICRONS
I OXIDE I SILICON
I DIFFUSION I DIFFUSION
I COEFFICIENT I COEFFICIENT
I I SURFACE I
I SEGREGATION I TRANSPORT
I COEFFICIENT I COEFFICIENT I
PHOSPHORUS I 1.84664E-17 I 7.17692E-16 I 10.000 I 1.21707E-08 I
BORON I 4.74435E-19 I 4.44983E-15 I 4.50259E-04 I 8.56839E-11 I
SURFACE CONCENTRATION = - I . 61 1633E+ 1 5 AT0MS/CM*3
GATE MATERIAL
OXIDE THICKNESS
THRESHOLD VOLTAGE
JUNCTION DEPTH
ALUMINUM SILICON UNDER GATE = N - TYPE
640.8 ANG. CAPACITANCE/AREA = 5.39E-04 PF/UM2
-1.28 VOLTS AT SURFACE STATES = l.OOE+10
I
I
SHEET RESISTANCE
13315.5 OHMS/SQUARE
NET ACTIVE CONCENTRATION
OXIDE CHARGE
SILICON CHARGE
TOTAL CHARGE
INITIAL CHARGE
8.463063E+08
3.740439E+11
3.748902E+11
3.748902E+11
IS 0.226
IS 99.8
IS 100.
36 OF TOTAL
56 OF TOTAL
56 OF INITIAL
CHEMICAL CONCENTRATION OF PHOSPHORUS
OXIDE CHARGE
SILICON CHARGE
TOTAL CHARGE
INITIAL CHARGE
8.463063E+08
3.740439E+11
3.748902E+11
3.748902E+11
IS 0.226 % OF TOTAL
IS 99.8 56 OF TOTAL
IS 100. % OF INITIAL
CHEMICAL CONCENTRATION OF BORON
OXIDE CHARGE
SILICON CHARGE
TOTAL CHARGE
INITIAL CHARGE
O.OOOOOOE+00 IS
O.OOOOOOE+00 IS
O.OOOOOOE+00 IS
O.OOOOOOE+00
O.OOOE+OO % OF TOTAL
O.OOOE+OO % OF TOTAL
O.OOOE+OO % OF INITIAL
I
I
DEPTH I
(UM) I
14
-0.06
*-
STEP =
15
TIONAL CUT SIMULATION FOR TRANSISTOR
TIME = 15.0 MINUTES.
CONCENTRATION (LOG ATOMS/CC)
16 17 18 19 20 21
I
I
* I
* I
* I
* I
* I
* I
* I
_* *
I *
I *
I*
I*
I*
I*
*
*
*
*
*
*
*
*
*
*
*
*
*
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*
*
*
*
*
*
*
*
*
*
*
*
*
I
I
I
I
I
I
4.00
*** STANFORD UNIVERSITY PROCESS ENGINEERING MODELS PROGRAM ***
*** VERSION 0-05 ***
1 TITLE FIELD OXIDE CROSS-SECTIONAL CUT SIMULATION FOR TRANSISTOR
2. ...GRID DYSI =0.01, DPTH = 1.0, YMAX =4.0
3.... SUBS ORNT=100, ELEM=P, CONC=1.0E15
4 COMM
5 PRINT HEADER = Y
6. . . .COMM
7.... COMM SET UP THE PLOT OUTPUT
8 COMM
9.... PLOT TOTL=Y, WIND=3.0, NDEC=7.0
10. . . .COMM
11.... COMM DO THE DIFFUSION MASK OXIDE GROWTH
12 COMM
13.... STEP TYPE=OXID, TIME=45.0, TEMP=1100, TRTE=0.0, MODL=WET0
14 COMM
15 COMM LEAVE THE OXIDE ON WHERE THE DIFFUSIONS WILL BE IN ORDER TO
16.... COMM LOOK AT THE OXIDE MASKING CAPABILITY OF THE OXIDE
17 COMM
18 COMM DO THE DIFFUSION INTO THE SILICON DIOXIDE
19 COMM
20 STEP TYPE = PDEP, ELEM =B, TIME=13, TEMP=1100, TRTE =0.0, MODL =MBOO
21 COMM
22.... COMM DO A SHORT OXIDE GROWTH TO HELP REMOVE THE BORON SKIN
23. . . .COMM
24.... STEP TYPE=OXID, TIME=20.0, TEMP=1100, TRTE=0.0, MODL=WETO
25. . . .COMM
26 COMM ETCH OFF ALL THE OXIDE GROWN
27 COMM
28. . . .PRINT HEADER=N
29.... PLOT TOTL=N, IDIV=N
30.... STEP TYPE=ETCH, TEMP=23.0
>31 PRINT HEADER = Y
32 PLOT TOTL = Y
33. . . .COMM
34.... COMM RE-GROW THE THICK FIELD OXIDE OVER THE AREA WHERE THE DIFFUSION
35 COMM WAS MASKED
36. . . .COMM
37.... STEP TYPE=OXID, TIME=45.0, TEMP=1100, TRTE=0.0, MODL=WETO
38 COMM
39 COMM LEAVE THE REGROWN OXIDE TO DETERMINE THE CHANGE IN THE FIELD OX
40 COMM THICKNESS DURING THE THIN GATE OXIDATION
41. . . .COMM
42 COMM DO THE GATE OXIDE IN DRY 02
43 COMM SET UP THE SPECIAL PURPOSE MODEL TO CALCULATE THE THICK FIELD
44 COMM OXIDE DEVICE THRESHOLD VOLTAGE.
45. COMM
46.!! '.COMM THE GATE MATERIAL IS ALUMINUM, THE BULK CONTACT IS ON THE BACKS
47 COMM AND THE SURFACE STATE DENSITY IS 1.0E11
48 . . COMM
49!!!!model NAME=SPM1, gate=al, CBLK=0.0, QSSQ=1.0E11
50. . . .COMM
51 STEP TYPE =OXID, TIME =25.0, TEMP=1100, TRTE =0.0. MODL
=DRYO, M0DL = SPM1
52 COMM
53. COMM DO A DRIVE IN, IN A NEUTRAL AMBIENT FOR THE LENGTH OF TIME
54
"
COMM THAT WAS USED FOR THE SINTER, ASSUME THAT THE SINTER REDUCES
55 COMM THE VALUE OF THE SURFACE STATE DENSITY TO 1-OE10
jO , . . . i.ufin
57.... MODEL NAME-SPM1 , GATE=AL, CBLK=0.0, QSSQ=1.0E10
58. . . .COMM
59 STEP TYPE =OXID, TIME = 15.0. TEMP = 450, TRTE =0.0, MODL =NITO, M0DL = SPM1
60 COMM
61. . . .END ALL DONE
FIELD OXTDE CROSS-SECTIONAL CUT SIMULATION FOR TRANSISTOR
STEP tt 1
OXIDATION IN WET OXYGEN
TOTAL STEP TIME = 45.0 MINUTES
INITIAL TEMPERATURE 1100.00 DEGREES C.
OXIDE THICKNESS = 0.4941 MICRONS
LINEAR OXIDE GROWTH RATE = 4.073207E-02 MICRONS/MINUTE
PARABOLIC OXIDE GROWTH RATE = 7.425639E-03 MICRONS* 2/MINUTE
OXIDE GROWTH PRESSURE = 0.842105 ATMOSPHERES
I OXIDE I SILICON I I SURFACE
I DIFFUSION I DIFFUSION I SEGREGATION I TRANSPORT
I COEFFICIENT I COEFFICIENT I COEFFICIENT I COEFFICIENT
PHOSPHORUS I 6.49938E-06 I 1.53300E-03 I 10.000
SURFACE CONCENTRATION = - 1 . 560356E+ 1 5 AT0MS/CM*3
JUNCTION DEPTH I SHEET RESISTANCE
1
I 12763.5 OHMS/SQUARE
4.47014E-02 I
NET ACTIVE CONCENTRATION
OXIDE CHARGE = 9.289495E+09 IS 2.32 56 OF TOTAL
SILICON CHARGE = 3.902599E+11 IS 97.7 % OF TOTAL
TOTAL CHARGE = 3.995493E+11 IS 99.9 56 OF INITIAL
INITIAL CHARGE = 4.000000E+11
CHEMICAL CONCENTRATION OF PHOSPHORUS
OXIDE CHARGE
SILICON CHARGE
TOTAL CHARGE
INITIAL CHARGE
9.289495E+09
3.902599E+11
3.995493E+11
4 .OOOOOOE+11
IS 2.32 56 OF TOTAL
IS 97.7 56 OF TOTAL
IS 99.9 % OF INITIAL
FIELD
STEP
OXIDE CROSS-SECTIONAL CUT SIMULATION FOR TRANSISTOR
= 1 TIME = 45.0 MINUTES.
CONCENTRATION (LOG ATOMS/CC)
1B 16 17 18 19 20 21
*
*
*
*
*
*
*
*
*
* -
*
*
*
*
*
- *-
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4.00
FIELD OXIDE CROSS-SECTIONAL CUT SIMULATION FOR TRANSISTOR
STEP 2
GASEOUS PREDEPOSITION
TOTAL STEP TIME = 13.0 MINUTES
INITIAL TEMPERATURE = 1100.00 DEGREES C.
OXIDE THICKNESS = 0.4941 MICRONS
PREDEPOSITION IMPURITY = BORON
GAS CONC. AT INTERFACE = 4.589442E+20 ATOMS/CC
I OXIDE I SILICON I I SURFACE I
I DIFFUSION I DIFFUSION I SEGREGATION I TRANSPORT
I COEFFICIENT I COEFFICIENT 1 COEFFICIENT I COEFFICIENT I
PHOSPHORUS I 6.49938E-06 I 1 . 53300E-03 I 10.000
BORON I 2.09718E-07 I 8.90334E-04 I 0.66145
SURFACE CONCENTRATION = - 1 . 329487E+ 1 5 AT0MS/CM*3
JUNCTION DEPTH I SHEET RESISTANCE
1
I 12760.9 OHMS/SQUARE
I 4.47014E-02 I
I 1.0000 I
NET ACTIVE CONCENTRATION
OXIDE CHARGE = 5.451628E+14 IS
SILICON CHARGE = 3.903404E+11 IS
TOTAL CHARGE = 5.455532E+14 IS
INITIAL CHARGE = 3.995493E+11
99.9 % OF TOTAL
7.155E-02 56 OF TOTAL
1.365E+05 % OF INITIAL
CHEMICAL CONCENTRATION OF PHOSPHORUS
OXIDE CHARGE = 9.162672E+09 IS 2.29
SILICON CHARGE = 3.903404E+11 IS 97.7
TOTAL CHARGE = 3.995031E+11 IS 100.
INITIAL CHARGE = 3.995493E+11
56 OF TOTAL
% OF TOTAL
56 OF INITIAL
CHEMICAL CONCENTRATION OF BORON
OXIDE
SILICON
TOTAL
INITIAL
CHARGE = 5.451552E+14 IS
CHARGE = O.OOOOOOE+00 IS
CHARGE = 5.451552E+14 IS
CHARGE = O.OOOOOOE+00
100. % OF TOTAL
O.OOOE+OO % OF TOTAL
O.OOOE + OO 56 OF INITIAL
HELD OXIDE CROSS-SECTIONAL CUT SIMULATION FOR TRANSISTOR
I STEP = 2 TIME = 13.0 MINUTES.
I CONCENTRATION (LOG ATOMS/CC)
4 15 ]6 ]7 18 19 20 21
1 I I I 1*1 I I
I I I 1*1 I I I
I I 1*1 I I I I
I 1*1 I I I I I
*II II
1*1 I I I I I I
1*1 I I I I I I
1*1 I I I I I I
1*1 I I I I I I
I I* IIIIII
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I I* III
I * I I I I I I
III
I II I
* III
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I IIIIII
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I*IIIIII
I IIIIII
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4.00
FIELD OXIDE CROSS-SECTIONAL CUT SIMULATION FOR TRANSISTOR
I STEP = 3 TIME = 20.0 MINUTES.
I CONCENTRATION (LOG ATOMS/CC)
4 1B 16 17 18 19 20 21
I I I 1*1 I I I
I 1*1 I T I T T
1*1 I T T T T T
1*1 J T T T T T
1*1 I T t x -r -r
1*1 I T T T T T
1*1 T T T T T T
1*1 I T T T T T
I 1*1 I I I I I
I 1*1 I I I I I
I 1*1 I I I I I
I 1*1 I I T I T
I * I I I I I I
I * I I I I I I
II
I III!!T
* IIII
I * I I I I I I
I * I I I I I I
II
I * I I I I I I
II
I III I
I * I I I I I I
III
I * I I I I I I
I * I I I I I I
I * III
II I
I * I I I I I I
II
I III I
* II
I III I
II
I * I I I I I I
I * I I I I I I
II
I * I I I I I I
II
I III I
II II
I II I
II II
4.00
FIELD OXIDE CROSS-SECTIONAL CUT SIMULATION FOR TRANSISTOR
STEP * 3
OXIDATION IN WET OXYGEN
TOTAL STEP TIME = 20.0 MINUTES
INITIAL TEMPERATURE = 1100.00 DEGREES C.
OXIDE THICKNESS = 0.6095 MICRONS
LINEAR OXIDE GROWTH RATE = 4.073207E-02 MICRONS/MINUTE
PARABOLIC OXIDE GROWTH RATE = 7.425639E-03 MICR0NS*2/MINUTE
OXIDE GROWTH PRESSURE = 0.842105 ATMOSPHERES
I OXIDE I
I DIFFUSION I
I COEFFICIENT I
SILICON
DIFFUSION
COEFFICIENT
I I SURFACE I
I SEGREGATION I TRANSPORT
I COEFFICIENT I COEFFICIENT I
PHOSPHORUS I 6.49938E-06 I 1.53300E-03 I 10.000
BORON I 2.09718E-07 I 1.23523E-03 I 0.66145
SURFACE CONCENTRATION = - 1 . 536353E+ 15 AT0MS/CM*3
JUNCTION DEPTH I SHEET RESISTANCE
12828.2 OHMS/SQUARE
I 4.47014E-02 I
I 1.31133E-02 I
I
I
NET ACTIVE CONCENTRATION
OXIDE
SILICON
TOTAL
INITIAL
CHARGE
CHARGE
CHARGE
CHARGE
5.665591E+12
3.882849E+11
6.053876E+12
5.455532E+14
IS 93.6 56 OF TOTAL
IS 6.41 56 OF TOTAL
IS 1 .11 56 OF INITIAL
CHEMICAL CONCENTRATION OF PHOSPHORUS
OXIDE CHARGE = 1 . 115221E+10 IS 2.79 56 OF TOTAL
SILICON CHARGE - 3.882849E+11 IS 97.2 % OF TOTAL
TOTAL CHARGE = 3.994371E+11 IS 100. % OF INITIAL
INITIAL CHARGE = 3.995031E+11
CHEMICAL CONCENTRATION OF BORON
OXIDE CHARGE = 5.657719E+12 IS 100. % OF TOTAL
SILICON CHARGE = O.OOOOOOE+00 IS O.OOOE+OO % OF TOTAL
TOTAL CHARGE = 5.657719E+12 IS 1.04 56 OF INITIAL
INITIAL CHARGE = 5.451552E+14
FIELD OXIDE CROSS-SECTIONAL CUT SIMULATION FOR TRANSISTOR
STEP n 5
OXIDATION IN WET OXYGEN
TOTAL STEP TIME = 45.0 MINUTES
INITIAL TEMPERATURE = 1100.00 DEGREES C.
OXIDE THICKNESS - 0.4941 MICRONS
LINEAR OXIDE GROWTH RATE
PARABOLIC OXIDE GROWTH RATE
OXIDE GROWTH PRESSURE
I OXIDE
I DIFFUSION
I COEFFICIENT
4.073207E-02 MICRONS/MINUTE
7.425639E-03 MICR0NS*2/MINUTE
0.842105 ATMOSPHERES
I SILICON I I SURFACE I
I DIFFUSION I SEGREGATION I TRANSPORT
I COEFFICIENT I COEFFICIENT I COEFFICIENT I
PHOSPHORUS I 6.49938E-06 I 1.53300E-03 I 10.000
BORON I 2.09718E-07 I 1.23523E-03 I 0.66145
SURFACE CONCENTRATION = - 1 . 862571E+ 1 5 AT0MS/CMA3
JUNCTION DEPTH I SHEET RESISTANCE
13268.4 OHMS/SQUARE
I 4.47014E-02 I
I 1.31133E-02 I
I
I
NET ACTIVE CONCENTRATION
OXIDE CHARGE = 1.223662E+10 IS 3. 16 % OF TOTAL
SILICON CHARGE = 3.753751E+11 IS 96.8 % OF TOTAL
TOTAL CHARGE = 3.876118E+11 IS 99.8 % OF INITIAL
INITIAL CHARGE = 3.882849E+11
CHEMICAL CONCENTRATION OF PHOSPHORUS
OXIDE CHARGE = 1.223662E+10 IS 3.16 % OF TOTAL
SILICON CHARGE = 3.753751E+11 IS 96.8 36 OF TOTAL
TOTAL CHARGE = 3.876118E+11 IS 99.8 % OF INITIAL
INITIAL CHARGE = 3.882849E+11
CHEMICAL CONCENTRATION OF BORON
OXIDE CHARGE
SILICON CHARGE
TOTAL CHARGE
INITIAL CHARGE
O.OOOOOOE+00 IS
O.OOOOOOE+00 IS
O.OOOOOOE+00 IS
O.OOOOOOE+00
O.OOOE+OO % OF TOTAL
O.OOOE+OO % OF TOTAL
O.OOOE+OO % OF INITIAL
FIELD OXIDE CROSS-SECTIONAL CUT SIMULATION FOR TRANSISTOR
I STEP = 5 TIME = 45.0 MINUTES.
I CONCENTRATION (LOG ATOMS/CC)
4 15 16 17 18 19 20 21
1*1 ! -r - y j j
1*1 T -r T T T j
1*1 I T T T T T
1*1 I T T T T T
1*1 I I T T T T
1*1 I T T T T T
1*1 I I T T T T
1*1 ! T j j j T
1*1 ! T -r j J T
I 1*1 I I I I I
I 1*1 I I I I I
I I* I I I I I I
I I* I I I I I I
I 1*1 I I I I I
I * I I I I I I
II
I III I
* II
I IIIIII
*
I IIIIII
I * I I I I I I
I * I I I I I I
III
I II I
I * I I I I I I
II
I * I I I I I I
III
I II I
I * I I I I I I
II
I III I
* II
I * I I I I I I
II
I*IIIIII
I IIIIII
*
4.00
FIELD OXIDE CROSS-SECTIONAL CUT SIMULATION FOR TRANSISTOR
STEP tt 6
OXIDATION IN DRY OXYGEN
TOTAL STEP TIME = 25.0 MINUTES
INITIAL TEMPERATURE = 1100.00 DEGREES C
OXIDE THICKNESS = 0.5027 MICRONS
LINEAR OXIDE GROWTH RATE
PARABOLIC OXIDE GROWTH RATE
OXIDE GROWTH PRESSURE
I OXIDE
I DIFFUSION
I COEFFICIENT
2.821203E-03 MICRONS/MINUTE
3.936359E-04 MICRONS* 2/MINUTE
1.00000 ATMOSPHERES
I SILICON I I SURFACE I
I DIFFUSION I SEGREGATION I TRANSPORT
I COEFFICIENT I COEFFICIENT I COEFFICIENT I
PHOSPHORUS I 6.49938E-06 I 1 . 53300E-03 I 10.000
BORON I 2.09718E-07 I 1.23523E-03 I 0.66145
SURFACE CONCENTRATION - - 1 . 504304E+ 1 5 AT0MS/CM*3
I 4.47014E-02 I
I 1.31133E-02 I
GATE MATERIAL = ALUMINUM SILICON UNDER GATE = N - TYPE
OXIDE THICKNESS = 5027.1 ANG. CAPACITANCE/AREA - 6.87E-05 PF/UM2
THRESHOLD VOLTAGE = -5.67 VOLTS AT SURFACE STATES = l.OOE+11
JUNCTION DEPTH I
I-
SHEET RESISTANCE
13269. 1 OHMS/SQUARE
NET ACTIVE CONCENTRATION
OXIDE
SILICON
TOTAL
INITIAL
CHARGE
CHARGE
CHARGE
CHARGE
1 .213584E+10
3.753561E+11
3.874920E+11
3.876118E+11
IS 3.13 % OF TOTAL
IS 96.9 % OF TOTAL
IS 100. % OF INITIAL
CHEMICAL CONCENTRATION OF PHOSPHORUS
OXIDE CHARGE
SILICON CHARGE
TOTAL CHARGE
INITIAL CHARGE
1 .213584E+10
3.753561E+11
3.874920E+11
3.876118E+11
IS 3.13 % OF TOTAL
IS 96.9 56 OF TOTAL
IS 100. % OF INITIAL
CHEMICAL CONCENTRATION OF BORON
OXIDE CHARGE =
SILICON CHARGE =
TOTAL CHARGE =
INITIAL CHARGE -
O.OOOOOOE+00 IS
O.OOOOOOE+00 IS
O.OOOOOOE+00 IS
O.OOOOOOE+00
O.OOOE + OO 56 OF TOTAL
O.OOOE+OO % OF TOTAL
O.OOOE+OO % OF INITIAL
FIELD OXIDE CROSS-SECTIONAL CUT SIMULATION FOR TRANSISTOR
I STEP = 6 TIME = 25.0 MINUTES.
I CONCENTRATION (LOG ATOMS/CC)
4 15 16 17 18 19 20 21
if i
*
i
m-
if
f
1
I 1*1 I I I I I
I 1*1 I I I I I
I I* I III
I I* I I
I I* I III
I I* I I
I * I I I I I I
I* III
I * I I I I I I
I * I I I I I I
I * I I I I I I
I * I I I I I I
I * I I I I I I
I * I I I I I I
I * I I I I I I
I * I I I I I I
I * T I I I I I
I II
I * I I I I I I
II
I * I I I I I I
I * I I I I I I
I * I I I I I I
II
I III I
* II
I * I I I I I I
I IIIIII
*
I * I I I I I I
II
IIIII I
II
IIIII I
II
IIIII I
4.00
FIELD OXIDE CROSS-SECTIONAL CUT SIMULATION FOR TRANSISTOR
STEP tt 7
NEUTRAL AMBIENT DRIVE-IN
TOTAL STEP TIME = 15.0 MINUTES
INITIAL TEMPERATURE = 450.000 DEGREES C.
OXIDE THICKNESS = 0.5027 MICRONS
I OXIDE I SILICON I I SURFACE I
I DIFFUSION I DIFFUSION I SEGREGATION I TRANSPORT
I COEFFICIENT I COEFFICIENT I COEFFICIENT I COEFFICIENT I
PHOSPHORUS I 1.84664E-17 I 7.17692E-16 I 10.000 I 1.21707E-08 I
BORON I 4.74435E-19 I 4.44983E-15 I 4.50259E-04 I 8.56839E-11 I
SURFACE CONCENTRATION = - 1 . 507932E+ 15 AT0MS/CM*3
GATE MATERIAL
OXIDE THICKNESS
THRESHOLD VOLTAGE
JUNCTION DEPTH
ALUMINUM SILICON UNDER GATE = N - TYPE
5027.1 ANG. CAPACITANCE/AREA = 6.87E-05 PF/UM2
-3.57 VOLTS AT SURFACE STATES = l.OOE+10
I
I
SHEET RESISTANCE
13269.0 OHMS/SQUARE
NET ACTIVE CONCENTRATION
OXIDE
SILICON
TOTAL
INITIAL
CHARGE
CHARGE
CHARGE
CHARGE
1 .213403E+10
3.753579E+11
3.874920E+11
3.874920E+11
IS
IS
IS
3. 13
96.9
100.
56 OF TOTAL
% OF TOTAL
% OF INITIAL
CHEMICAL CONCENTRATION OF PHOSPHORUS
OXIDE
SILICON
TOTAL
INITIAL
CHARGE = 1.213403E+10 IS 3.13
CHARGE = 3.753579E+11 IS 96.9
CHARGE = 3.874920E+11 IS 100.
CHARGE = 3.874920E+11
36 OF TOTAL
56 OF TOTAL
% OF INITIAL
CHEMICAL CONCENTRATION OF BORON
OXIDE CHARGE
SILICON CHARGE
TOTAL CHARGE
INITIAL CHARGE
O.OOOOOOE+00 IS
O.OOOOOOE+00 IS
O.OOOOOOE+00 IS
O.OOOOOOE+00
O.OOOE + OO 56 OF TOTAL
O.OOOE+OO % OF TOTAL
O.OOOE + OO 56 OF INITIAL
FIELD OXTDE CROSS-SECTIONAL CUT SIMULATION FOR TRANSISTOR
T STEP 7 TIME = 15.0 MINUTES.
I CONCENTRATION (LOG ATOMS/CC)
4 15 16 17 18 19 20 21
i i
n-
if
i
if
f
I 1*1 I I I I I
I 1*1 I I I I I
I I* I III
I I* I I
I I* I III
I I* I I
I * I I I I I I
I * I I I I I I
II
I*IIIIII
*
I IIIIII
I * I I I I I I
I * I I I I I I
III
I II I
I * I I I I I I
II
I * I I I I I I
